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Abstract
Ultra-wideband (UWB) has emerged as a very promising technology for short-range communi-
cation systems. The ultrashort duration of UWB waveforms gives rise to the potential ability
to provide high-precision ranging and localization. Accurate distance measurements between
sensor nodes used for localization in wireless sensor networks (WSNs) are very attractive for
advanced wireless health-care applications. Over the years, several localization methods like
received signal strength intensity (RSSI), angle of arrival (AoA) and time based approaches such
as time-of-arrival (ToA) and time-difference-of-arrival (TDoA) exist for distance measurement
between sensor nodes. The dominant RSSI is simply estimating the node distance by measuring
the strength of the received signal. However, precision is too low with this method. ToA ranging
approach is simple but require synchronization to give good precision. Clock synchronization
between the transceivers is limiting the accuracy of the ToA estimation and hence increases
the design challenges of the UWB ranging system. To our best knowledge no high-precision
localization solution suitable for in-body tracking is reported.
Impulse radio ultra-wideband (IR-UWB) has been an interesting area of research for low-
power short-range applications. Several studies indicate time-of-ﬂight (ToF) measurements
combined with the good temporal resolution of IR-UWB can give good precision. Typical
distances between sensor nodes are in the order of ten meters that requires distance measurement
is approximately one centimeter. Since radio waves propagate with approximately the speed
of light, the time differences of less than 30 ps are required. With traditional clock driven
circuit solutions, we need a clock rate of more than 30 GHz, which is not easy in standard
technology. Using the new circuit solutions that are still in digital value but continuous in time
(Continuous-Time Binary Value–CTBV), it is possible to ﬁnd effective solutions for precise
distance measurement in combination with communication, all are integrated on a single chip.
The main goal of this thesis is to develop an IR-UWB receiver front-end covering the
frequency band of 3–5 GHz for the CTBV ranging system. The front-end consists of an antenna,
a low noise ampliﬁer, a band-pass ﬁlter, a downconversion quadrature mixer, a low-pass ﬁlter, a
differential-to-single-ended converter and a continuous-time quantizer. These building blocks
are assembled with other circuit elements of a functional impulse-based radio chip that is
demonstrated at short distances. To reduce complexity and to minimize the power consumption,
the proposed IR-UWB receiver front-end has been implemented as an energy threshold detector.
The quantizer with tunable threshold acts as a single-bit ADC is implemented as a demodulation
function. By avoiding using external components as well as high frequency sampling clock,
the IR-UWB receiver front-end consumes less power and fully integrated is possible. The
proposed IR-UWB receiver front-end is suitable for high-precision low-power low data-rate
communication over a relative short range for WSN applications such as ranging and localization.
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iii
Acknowledgements
This thesis has been submitted to the Faculty of Mathematics and Natural Sciences at the
University of Oslo as a part of the requirements for the degree of Philosophiae Doctor in
informatics. The research was sponsored by Norwegian Research Council project number
187857/S10 and was carried out at the Nanoelectronics group, Department of Informatics,
University of Oslo, Norway.
I would like to express my gratitude to all those who gave me the possibility to complete this
thesis.
First and foremost, I am mostly grateful for the outstanding supervision of my principle thesis
supervisor, Prof. Tor Sverre "Bassen" Lande. His critical thinking, enthusiasm and great commu-
nication skills have really helped me to improve professionally. Technical discussions with him
always bring up new research ideas, better understandings and improvement in interpersonal
skills.
I would like to specially thank my thesis co-supervisor, Dr. Oivind Naess, for many useful
discussions and very helpful supports through the years.
I would like to take this opportunity to thank Dr. Timmothy Constandinou for his research
guidance and collaboration during my academic visiting at Imperial College London, United
Kingdom.
A special thank to Senior Engineer Olav Stanly Kyrvestad for his great support in taping out
chips as well as setting up measurements.
I am grateful for the supports and assistances from my present and former colleagues: Oddvar
Sorasen, Philipp Haﬂiger, Dag Wisland, Svein Erik Hamran, Snorre Aunet and Yngvar Berg. The
presentations and discussions at our weekly group seminar were great inspiration and support
to my work. I would like to thank all Ph.D. students at the Nanoelectronics group, University
of Oslo for interesting and invaluable professional and social discussions. I would especially
mention Hakon Andre Hjortland, Shanthi Sudalaiyandi, Malihe Zarre Dooghabadi, Tuan Vu Cao,
Thanh Trung Nguyen, Kristian Gjertsen Kjelgard and Kin Keung Lee.
I would like to thank all my friends at VnOslo who have always stood by with me when I
was homesick. The pleasant and memorable time that we have shared is of great help for my
stressful and not-always-easy research life.
Last but not least, I would like to thank my parents for support and encouragement through
my many years of education. Without their love, there will never be me today.
Oslo, May 2013
Tuan Anh Vu
iv
Contents
1 INTRODUCTION 1
1.1 Introduction to Ultra-Wideband . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.1 UWB Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.2 Deﬁnition of UWB . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1.3 UWB Spectral Masks . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.1.4 Advantages of UWB . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.1.5 UWB Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.1.6 Challenges for UWB . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.2 Main Contributions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
1.3 Thesis Outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2 UWB RANGING SYSTEMS 11
2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2 Positioning Techniques . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2.1 Received Signal Strength Intensity . . . . . . . . . . . . . . . . . . . . 12
2.2.2 Angle of Arrival . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2.3 Time of Arrival . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2.4 Time Different of Arrival . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.3 Proposed IR-UWB CTBV Ranging System . . . . . . . . . . . . . . . . . . . 16
2.4 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
3 UWB BAND-PASS FILTERS 21
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.2 Principles of SC N-Path Filters . . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.3 Proposed UWB SC 5-Path Band-Pass Filter . . . . . . . . . . . . . . . . . . . 23
3.3.1 Low-Pass Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.3.2 5-Phase Clock Generator . . . . . . . . . . . . . . . . . . . . . . . . . 24
vi CONTENTS
3.3.3 Proposed Band-Pass Filter . . . . . . . . . . . . . . . . . . . . . . . . 27
3.3.4 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.4 Proposed UWB SC 6-Path Band-Pass Filter . . . . . . . . . . . . . . . . . . . 28
3.4.1 6-Phase Clock Generator . . . . . . . . . . . . . . . . . . . . . . . . . 28
3.4.2 Post-Layout Simulation Results . . . . . . . . . . . . . . . . . . . . . 31
3.5 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
4 UWB QUANTIZERS 37
4.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
4.2 Proposed UWB Variable-Gain Single-Ended Quantizer . . . . . . . . . . . . . 38
4.2.1 Amplifying Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
4.2.2 Variable Gain Stages . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
4.2.3 Threshold Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
4.2.4 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
4.2.5 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
4.3 Proposed 3.1–10.6 GHz Single-Ended Quantizer . . . . . . . . . . . . . . . . 47
4.3.1 Post-Layout Simulation Results . . . . . . . . . . . . . . . . . . . . . 50
4.3.2 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
4.4 Proposed UWB Fully-Differential Quantizer . . . . . . . . . . . . . . . . . . . 53
4.4.1 Bandwidth Enhancement Techniques . . . . . . . . . . . . . . . . . . 53
4.4.2 Proposed Quantizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
4.4.3 Post-Layout Simulation Results . . . . . . . . . . . . . . . . . . . . . 59
4.4.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
4.5 Proposed UWB Differential Quantizer Exploiting Noise Cancellation . . . . . 61
4.5.1 Active Balun Topologies . . . . . . . . . . . . . . . . . . . . . . . . . 61
4.5.2 Proposed Quantizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
4.5.3 Measurement Results . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
4.5.4 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
4.6 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
CONTENTS vii
5 UWB LOW NOISE AMPLIFIERS AND MIXERS 69
5.1 Low Noise Ampliﬁers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
5.1.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
5.1.2 Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
5.1.3 Input Architecture of LNAs . . . . . . . . . . . . . . . . . . . . . . . 72
5.1.4 Proposed 3–5 GHz LNA . . . . . . . . . . . . . . . . . . . . . . . . . 80
5.1.5 Post-Layout Simulation Results . . . . . . . . . . . . . . . . . . . . . 81
5.1.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
5.2 Mixers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
5.2.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
5.2.2 Performance Parameters . . . . . . . . . . . . . . . . . . . . . . . . . 86
5.2.3 Passive and Active Mixer . . . . . . . . . . . . . . . . . . . . . . . . . 87
5.2.4 Proposed Downconversion Quadrature Mixer . . . . . . . . . . . . . . 89
5.2.5 Post-Layout Simulation Results . . . . . . . . . . . . . . . . . . . . . 92
5.2.6 Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93
6 UWB VIVALDI ANTENNAS 97
6.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97
6.2 Antenna Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.2.1 Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.2.2 VSWR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.2.3 Radiation Efﬁciency . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.2.4 Radiation Pattern . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98
6.2.5 Directivity . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
6.2.6 Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
6.3 Vivaldi Antennas . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
6.3.1 Antipodal Vivaldi Antenna . . . . . . . . . . . . . . . . . . . . . . . . 100
6.3.2 Tapered Slot Antenna . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
6.4 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107
viii CONTENTS
7 IR-UWB RECEIVER FRONT-END FOR WSN APPLICATIONS 109
7.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109
7.2 Building Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
7.2.1 Antenna . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
7.2.2 LNA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
7.2.3 Band-Pass Filter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110
7.2.4 Quadrature Downconversion Mixer . . . . . . . . . . . . . . . . . . . 111
7.2.5 Quantizer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111
7.3 Proposed IR-UWB Receiver Front-End . . . . . . . . . . . . . . . . . . . . . 111
7.3.1 Post-Layout Simulation Results . . . . . . . . . . . . . . . . . . . . . 112
7.4 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115
8 CONCLUSION AND FUTURE WORKS 117
8.1 Conclusion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117
8.2 Future Works . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
A List of Publications 133
List of Figures
1.1 Spectral mask mandated by FCC 15.517 for indoor UWB systems. . . . . . . . 3
1.2 Spectral mask mandated by FCC 15.517 for outdoor UWB systems. . . . . . . 3
1.3 Comparison of NB, SS and UWB signal concepts [Intel]. . . . . . . . . . . . . 4
1.4 Applications and protocol layers for UWB [Intel]. . . . . . . . . . . . . . . . . 5
2.1 AoA positioning principle . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.2 ToA positioning principle. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
2.3 TDoA positioning principle. . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.4 The proposed IR-UWB CTBV transceiver. . . . . . . . . . . . . . . . . . . . . 18
2.5 The chip microphotograph (a) and the layout (b) of the proposed IR-UWB CTBV
transceiver. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.6 The measurement setup for the IR-UWB CTBV ranging system. . . . . . . . . 19
3.1 The structure of an N-path ﬁlter. . . . . . . . . . . . . . . . . . . . . . . . . . 22
3.2 A second-order passive LPF and its frequency response. . . . . . . . . . . . . . 24
3.3 The proposed 5-phase clock generator. . . . . . . . . . . . . . . . . . . . . . . 25
3.4 The proposed UWB SC 5-path BPF. . . . . . . . . . . . . . . . . . . . . . . . 27
3.5 The die microphotograph (a) and the layout (b) of the proposed BPF. . . . . . . 29
3.6 The measurement setup for the ﬁlter. . . . . . . . . . . . . . . . . . . . . . . . 29
3.7 The measured ﬁlter responses at different center frequencies. . . . . . . . . . . 29
3.8 The measured phase response. . . . . . . . . . . . . . . . . . . . . . . . . . . 30
3.9 The measured input/output of ﬁfth derivative Gaussian pulse. . . . . . . . . . . 30
3.10 The proposed 6-phase clock generator. . . . . . . . . . . . . . . . . . . . . . . 31
3.11 The buffer with suitable fan-out. . . . . . . . . . . . . . . . . . . . . . . . . . 32
3.12 The proposed UWB SC 6-path BPF. . . . . . . . . . . . . . . . . . . . . . . . 32
3.13 An example of a 6-phase clock generated by the proposed multiphase clock
generator. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
3.14 The simulated ﬁlter response at different center frequencies. . . . . . . . . . . 34
x LIST OF FIGURES
3.15 The simulated noise ﬁgure of the BPF. . . . . . . . . . . . . . . . . . . . . . . 34
3.16 The ﬁlter layout: 0.085×0.085 mm2. . . . . . . . . . . . . . . . . . . . . . . . 35
4.1 Quantizer with a tunable threshold level. . . . . . . . . . . . . . . . . . . . . . 38
4.2 The architecture of the proposed variable-gain single-bit UWB quantizer. . . . 39
4.3 (a) Resistive-feedback inverter stages. (b) Equivalent inter-stage small-signal
model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
4.4 The variable gain stages. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
4.5 The threshold circuit of the quantizer. . . . . . . . . . . . . . . . . . . . . . . 41
4.6 The simulated low-frequency gain response at different Vb settings. . . . . . . . 42
4.7 The die microphotograph (a) and the layout (b) of the proposed single-ended
quantizer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
4.8 The measurement setup for single-ended quantizer. . . . . . . . . . . . . . . . 43
4.9 The measured input return loss of the quantizer. . . . . . . . . . . . . . . . . . 44
4.10 The measured and simulated gain response at Vb = 420 mV. . . . . . . . . . . . 44
4.11 The measured and simulated phase response at Vb = 420 mV. . . . . . . . . . . 45
4.12 The measured performance of the quantizer with a 2 GHz-sinusoidal input signal. 46
4.13 The measured performance of the quantizer with a 3 GHz-sinusoidal input signal. 46
4.14 The structure of the proposed quantizer. . . . . . . . . . . . . . . . . . . . . . 47
4.15 (a) Conventional multiple inductive-series peaking technique. (b) Splitting-load
inductive peaking technique. . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
4.16 Bandwidth comparison among the designs. . . . . . . . . . . . . . . . . . . . 49
4.17 The proposed high-gain UWB ampliﬁer. . . . . . . . . . . . . . . . . . . . . . 49
4.18 The quantizer layout: 0.38×0.32 mm2. . . . . . . . . . . . . . . . . . . . . . . 50
4.19 The simulated frequency response of the source-follower buffer. . . . . . . . . 51
4.20 The simulated input return loss of the ampliﬁer. . . . . . . . . . . . . . . . . . 51
4.21 The simulated input VSWR of the ampliﬁer. . . . . . . . . . . . . . . . . . . . 51
4.22 The simulated performance of the threshold circuit. . . . . . . . . . . . . . . . 52
4.23 The simulated frequency response of the quantizer. . . . . . . . . . . . . . . . 52
4.24 The simulated performance of the proposed 3.1–10.6 GHz quantizer. . . . . . . 53
4.25 (a) A common-source ampliﬁer with shunt peaking. (b) Equivalent small-signal
model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
4.26 Bandwidth improvement with shunt peaking. . . . . . . . . . . . . . . . . . . 55
4.27 (a) A common-source ampliﬁer with series peaking. (b) Equivalent small-signal
model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
LIST OF FIGURES xi
4.28 Bandwidth improvement with series peaking. . . . . . . . . . . . . . . . . . . 56
4.29 (a) A common-source ampliﬁer with T-coil peaking. (b) Equivalent small-signal
model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
4.30 Bandwidth improvement with T-coil peaking. . . . . . . . . . . . . . . . . . . 58
4.31 The proposed differential quantizer. . . . . . . . . . . . . . . . . . . . . . . . 58
4.32 The proposed high-gain, ultra-wideband differential ampliﬁer. . . . . . . . . . 59
4.33 The simulated gain response of the differential ampliﬁer. . . . . . . . . . . . . 59
4.34 The simulated performance of the proposed differential quantizer when the
differential threshold voltages are swept. . . . . . . . . . . . . . . . . . . . . . 60
4.35 (a) CS-based balun, (b) Differential pair as balun, (c) Cascaded CG/CS balun. . 62
4.36 An active balun based on CG and CS stages (bias now shown). . . . . . . . . . 63
4.37 The proposed continuous-time differential single-bit quantizer. . . . . . . . . . 64
4.38 The die microphotograph (a) and the layout (b) of the proposed differential
quantizer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65
4.39 The measurement setup for the differential quantizer. . . . . . . . . . . . . . . 65
4.40 The measured gain imbalance and phase imbalance of the balun. . . . . . . . . 65
4.41 The measured and simulated differential gain response of the proposed quantizer. 66
4.42 The measured performance of the proposed differential quantizer when the
differential threshold voltages are swept. . . . . . . . . . . . . . . . . . . . . . 67
5.1 Common source LNA with resistive termination. . . . . . . . . . . . . . . . . 73
5.2 Common source LNA with resistive shunt feedback. . . . . . . . . . . . . . . 73
5.3 Common source LNA with source inductive degeneration. . . . . . . . . . . . 74
5.4 Resistive shunt feedback LNA with active load. . . . . . . . . . . . . . . . . . 75
5.5 (a) Common gate stage, (b) Inclusion of channel noise, (c) equivalent circuit of (b). 76
5.6 CGLNA with noise cancellation. . . . . . . . . . . . . . . . . . . . . . . . . . 77
5.7 RFLNA with noise cancellation. . . . . . . . . . . . . . . . . . . . . . . . . . 79
5.8 The proposed LNA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80
5.9 The small signal model of the proposed LNA. . . . . . . . . . . . . . . . . . . 81
5.10 The LNA layout: 0.66×0.63 mm2. . . . . . . . . . . . . . . . . . . . . . . . . 82
5.11 The simulated input return loss, S11 versus frequency. . . . . . . . . . . . . . . 83
5.12 The simulated output return loss, S22 versus frequency. . . . . . . . . . . . . . 83
5.13 The simulated gain, S21 versus frequency. . . . . . . . . . . . . . . . . . . . . 84
5.14 The simulated reverse isolation, S12 versus frequency. . . . . . . . . . . . . . . 84
5.15 The simulated NF versus frequency. . . . . . . . . . . . . . . . . . . . . . . . 85
xii LIST OF FIGURES
5.16 The simulated linearity of the LNA at mid-band RF frequency of 4 GHz. . . . . 85
5.17 A passive mixer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87
5.18 An active mixer. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88
5.19 (a) Single-balanced active mixer and (b) Double-balanced active mixer. . . . . 89
5.20 The proposed downconversion quadrature mixer. . . . . . . . . . . . . . . . . 90
5.21 The conventional QVCO. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91
5.22 The proposed QVCO. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92
5.23 The mixer layout: 0.28×0.12 mm2. . . . . . . . . . . . . . . . . . . . . . . . . 93
5.24 The QVCO layout: 0.63×0.29 mm2. . . . . . . . . . . . . . . . . . . . . . . . 93
5.25 The simulated oscillation frequency of the QVCO with respect to varactor control
voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94
5.26 The simulated quadrature LO signals generated by the QVCO. . . . . . . . . . 94
5.27 The simulated mixer conversion gain. . . . . . . . . . . . . . . . . . . . . . . 95
5.28 The simulated port-to-port isolation. . . . . . . . . . . . . . . . . . . . . . . . 95
5.29 The simulated linearity of the mixer at mid-band RF frequency of 4 GHz. . . . 96
6.1 Structure and designed parameters of antipodal Vivaldi antenna. . . . . . . . . 100
6.2 Top view and bottom view of antipodal Vivaldi antenna. . . . . . . . . . . . . 101
6.3 Measured return loss of antipodal Vivaldi antenna. . . . . . . . . . . . . . . . . 101
6.4 Measured VSWR of antipodal Vivaldi antenna. . . . . . . . . . . . . . . . . . 102
6.5 Measured phase response of antipodal Vivaldi antenna. . . . . . . . . . . . . . 102
6.6 Measured gain versus frequency of antipodal Vivaldi antenna. . . . . . . . . . 103
6.7 Simulated radiation pattern of antipodal Vivaldi antenna. . . . . . . . . . . . . 104
6.8 Structure and designed parameters of tapered slot Vivaldi antenna. . . . . . . . 104
6.9 Top view and bottom view of tapered slot Vivaldi antenna. . . . . . . . . . . . 105
6.10 Measured return loss of tapered slot Vivaldi antenna. . . . . . . . . . . . . . . 105
6.11 Measured VSWR of tapered slot Vivaldi antenna. . . . . . . . . . . . . . . . . 105
6.12 Measured phase response of tapered slot Vivaldi antenna. . . . . . . . . . . . . 106
6.13 Measured gain versus frequency of tapered slot Vivaldi antenna. . . . . . . . . 106
6.14 Simulated radiation pattern of tapered slot Vivaldi antenna. . . . . . . . . . . . 107
6.15 Top view and bottom view of tapered slot Vivaldi antenna with feeding on back
side. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108
6.16 A UWB beamformer measurement setup using tapered slot Vivaldi antennas. . 108
7.1 The IR-UWB receiver front-end architecture. . . . . . . . . . . . . . . . . . . 112
LIST OF FIGURES xiii
7.2 The layout of the proposed IR-UWB receiver front-end. . . . . . . . . . . . . . 113
7.3 The simulated conversion gain of the IR-UWB receiver front-end in the highest
gain mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113
7.4 The simulated performance of the proposed IR-UWB receiver front-end. . . . . 114
8.1 The proposed automatic-threshold differential quantizer. . . . . . . . . . . . . 120
xiv LIST OF FIGURES
List of Tables
3.1 Comparison with previous published tunable BPFs . . . . . . . . . . . . . . . 32
4.1 Comparison with the previous published variable gain ampliﬁers . . . . . . . . 45
4.2 Comparison with previous published UWB ampliﬁers . . . . . . . . . . . . . . 49
4.3 Comparison with previous published differential amplifers . . . . . . . . . . . 60
4.4 Comparison with previous published single-bit comparators . . . . . . . . . . . 66
5.1 Comparison with the previous published LNAs . . . . . . . . . . . . . . . . . 83
5.2 Comparison with the previous published mixers . . . . . . . . . . . . . . . . . 94
6.1 Measured gain values of antipodal Vivaldi antenna. . . . . . . . . . . . . . . . 102
6.2 Measured gain values of tapered slot Vivaldi antenna. . . . . . . . . . . . . . . 106
7.1 Comparison with the previous published IR-UWB receiver front-ends . . . . . 114
xvi LIST OF TABLES
Chapter 1
INTRODUCTION
1.1 Introduction to Ultra-Wideband
1.1.1 UWB Overview
Historically, the concept of UWB was ﬁrstly developed in the early 1960s through research in
time domain electromagnetics, where impulse measurement techniques were used to characterize
the transient behaviour of a certain class of microwave networks. By the late 1990s, UWB
technology had become more commercialized and its development had accelerated greatly. A
substantial change occurred in February 2002, when the Federal Communications Commission
(FCC) of the United States issued a ruling that UWB could be used for data communications as
well as for radar and safety applications. Recently, UWB technology has received signiﬁcant
attention in both academic and industry for applications in consumer electronics and wireless
communications. UWB has many beneﬁts, including low power, high data rates, precise
positioning capability, extremely low interference and availability of low-cost transceiver. UWB
technology is different from conventional narrowband wireless transmission technology–instead
of broadcasting on separate frequencies, UWB spreads signals across a very wide range of
frequencies. Speciﬁcally, the FCC reserves the unlicensed frequency band between 3.1 GHz and
10.6 GHz for UWB wireless communication systems, with the power spectral density (PSD)
satisfying a speciﬁc spectral mask. UWB devices can make use of an extremely wide spectrum
of 7.5 GHz while not emitting enough energy to be noticed by narrower band devices nearby.
This sharing of spectrum allows devices to obtain very high data throughput, but they must be
within close proximity. The wide bandwidth and very low power make UWB transmissions
appear as background noise.
1.1.2 Deﬁnition of UWB
FCC rules provide the following deﬁnitions for UWB signaling [1]:
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Absolute Bandwidth
The UWB bandwidth is calculated as the difference between the upper frequency fH of the
-10 dB emission point and the lower frequency fL of the -10 dB dB emission point.
B = fH − fL (1.1)
Center Frequency
The center frequency fC is the average of fH and fL , that is,
fC =
fH + fL
2
(1.2)
Fractional Bandwidth
The fractional bandwidth (FB) is deﬁned as
FB = 2
fH − fL
fH + fL
(1.3)
According to the US FCC, a UWB system with fC larger than 2.5 GHz must have an absolute
bandwidth equal to or greater than 500 MHz, whereas, a UWB system with fC smaller than
2.5 GHz must have a fractional bandwidth equal to or greater than 0.2.
1.1.3 UWB Spectral Masks
UWB systems cover a large spectrum and interfere with existing users. In order to keep this
interference to a minimum, in 2002 the FCC and other regulatory groups specify spectral masks
for different applications, which show the allowed power output for speciﬁc frequencies. UWB
systems must transmit below certain power levels in order not to cause signiﬁcant interference
to the other systems in the same frequency spectrum. Fig. 1.1 and Fig. 1.2 illustrate the UWB
spectral mask for indoor and outdoor communications under Part 15 of the FCC’s rules [FCC02].
According to the spectral mask, the PSD of a UWB signal must not exceed -41.3 dBm/MHz
for frequency ranges from 3.1 GHz to 10.6 GHz and it must be even lower outside this band,
depending on the speciﬁc applications. In Europe, the recommendations for short-range devices
belong to the European Conference of Postal and Telecommunications (CEPT) working group.
The European Telecommunications Standards Institute (ETSI) participates in CEPT regulatory
activities for harmonizing radio-communications in Europe. The European approach is somewhat
different to the US regulatory approach, since it mandates more stringent power limits in the
spectral mask. Generally, it is expected that ETSI/CEPT will follow the FCC’s recommendations
but will not necessarily directly adopt the FCC’s regulations. In Japan and Korea, where UWB
has been allowed but with different spectrum masks to those adopted in Europe and the US.
These spectrum masks are "notched" to allow protection in particular bands between 3.1 GHz
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Figure 1.1: Spectral mask mandated by FCC 15.517 for indoor UWB systems.
Figure 1.2: Spectral mask mandated by FCC 15.517 for outdoor UWB systems.
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Figure 1.3: Comparison of NB, SS and UWB signal concepts [Intel].
and 10.6 GHz. Other administrations such as Singapore and Hong Kong have allowed UWB
trials in speciﬁc locations and have adopted similar masks to those implemented by Europe.
1.1.4 Advantages of UWB
UWB differs substantially from conventional narrowband (NB) radio frequency and spread
spectrum (SS) technologies. UWB uses an extremely wide band of RF spectrum to transmit
data as plotted in Fig. 1.3. In so doing, UWB is able to transmit more data in a given period
of time than the traditional technologies. The suitability of UWB signals for high-speed data
communications can be observed from the Shannon capacity formula. For an additive white
Gaussian noise (AWGN) channel with bandwidth of B Hz, the maximum data rate that can be
acquired is given by
C = Blog2(1 + SNR) (1.4)
where C is the maximum channel capacity, B the signal bandwidth and SNR is the signal-to-
noise ratio of the system. Shannon’s equation suggests that there are three ways of improving the
capacity of the channel: increasing the bandwidth, increasing the signal power or decreasing the
noise. It also shows that the channel transmission rate grows linearly with channel bandwidth but
only logarithmically with SNR. In other words, the channel capacity increases at a much faster
rate with bandwidth than with power. Thus, UWB has the potential to offer very high data rates
at low power consumptions. From the other point of view, the expansion of operating bandwidth
allows a lower system SNR for the same capacity. As a result, UWB devices can have a much
lower operating power than conventional narrowband communication systems. Low emission
power is not only beneﬁcial in power-constrained scenarios such as battery-operated devices, but
also allows cheap RF components.
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Figure 1.4: Applications and protocol layers for UWB [Intel].
UWB signals have low susceptibility to multipath interference occurred when a modulated
signal arrives at a receiver from different paths. The ultrashort duration of UWB waveforms
gives rise to a ﬁne resolution of reﬂected pulses at the receiver. As a result, UWB transmissions
is robust against multipath. Moreover, since UWB signals span a very wide frequency range,
they show relatively low material penetration losses, giving rise to better link margins.
The carrier-free nature of the UWB signal transmission results in low complexity and low
cost of UWB systems [2]. Unlike conventional radio systems, the UWB transmitter produces a
very short time domain pulse which is able to propagate well without the need for additional
upconversion and ampliﬁcation. The very wideband nature of the UWB signal means it spans
frequencies commonly used as carrier frequencies. The reverse process of downconversion may
not required in the UWB receiver. Such an omission of upconversion/downconversion processes
and RF components allows the entire UWB transceiver to be integrated into a single-chip, which
contributes directly to low cost, small size and low power.
1.1.5 UWB Applications
With the characteristics of low power, low cost and very high data rates at limited range, UWB is
ﬁrstly positioned to address the market for high-speed wireless personal area network (WPAN).
Fig 1.4 represents the full solution stack required to make UWB a viable radio alternative in
the marketplace. Intel Corporation has been working with the industry to develop protocols
that will take full advantages of the strengths UWB technology [3]. The company envisions
a future in which all devices are connected by smart radios. Many technologies used in the
digital home, such as digital video and audio streaming, require high-bandwidth connections
to communicate. Considering the number of devices used throughout the digital home, the
bandwidth demand for wireless connectivity among these devices becomes very large indeed.
The wireless networking technologies developed for wirelessly connecting PCs, such as Wi-Fi
and Bluetooth Technology, are not optimized for multiple high-bandwidth usage models of the
digital home. Although data rates can reach 54 Mbps for Wi-Fi, for example, the technology has
limitations in a consumer electronics environment, including power consumption and bandwidth.
When it comes to connecting multiple consumer electronics devices in a short-range network or
WPAN, a wireless technology needs to support multiple high data rate streams, consume very
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little power and maintain low cost while sometimes ﬁtting into a very small physical package.
Alternatively, UWB transmission can trade a reduction in data rate for an increase in trans-
mission range. Under the low-rate operation mode, UWB technology could be beneﬁcial and
potentially useful in WSN applications. The ultrashort duration of UWB waveforms makes
them ideal candidates for high-precision ranging and localization [4]. A WSN comprises a large
number of nodes spread over a geographical area to be monitored. If the time of ﬂight of a pulse
is known then it is possible to accurately estimate the distance travelled by the pulse from the
source. By combining the distance estimated at multiple receivers, it is possible to use simple
triangulation techniques to estimate the position of the source.
1.1.6 Challenges for UWB
UWB technology for short-range wireless communication has been pursued as a viable solution
for high-speed communication. Along with many advantages, the UWB systems also bring
in new challenges in implementation of the transceiver. Basically two approaches exist for
exploring the largest unlicensed bandwidth ever released (FCC). Orthogonal frequency-division
multiplexing (OFDM) is using several modulation carriers, each with more than 500 MHz
bandwidth. In spite of signiﬁcant research efforts, minor commercial successes are reported.
An alternative UWB communication technology is use of pseudo-noise coded pulse sequences.
Although potential large communication bandwidth may be feasible, the limited transmission
power (part 15 limit) is degrading performance due to low SNR. Pursuing UWB solutions using
standard system design, aiming for high communication bandwidth seem to be hard. However,
exploring UWB solutions for alternative applications like short-range impulse radar or adding
functionality like localization to short-range single-chip transceivers is only feasible with UWB
technology. IR-UWB solutions in standard CMOS technology are hard to design and efﬁcient
single-chip systems may need a different design approach.
1.2 Main Contributions
Recently, UWB technology has been studied for ranging and localization in WSNs. The
challenges of accurate distance measurement between sensor nodes are low power and minimal
size. At the Nanoelectronics group, Department of Informatics, University of Oslo, we have
brought forward a different way of designing IR-UWB based systems using Continuous-Time
Binary-Value (CTBV) technique [5]. CTBV coding has been exploring in a power efﬁcient
IR-UWB ranging system that will be discuss in Chapter 2. The work in this thesis is a part of the
IR-UWB CTBV ranging system. The main goal is to develop an IR-UWB receiver front-end
covering the frequency band of 3–5 GHz. The proposed receiver front-end has been realized in
90 nm CMOS technology. 10 publications have been selected to be included in this thesis and
can be summarized as follows
Paper I: "An Inductorless 3-5 GHz Band-Pass Filter with Tunable Center Frequency in 90
nm CMOS," The 2013 IEEE International Symposium on Circuits and Systems (ISCAS 2013).
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An inductorless tunable switched-capacitor band-pass ﬁlter (BPF) based on N-path peri-
odically time-variant networks is presented. The proposed UWB BPF is complete with ring-
oscillator used for multi-phase clock generation suitable for power-efﬁcient IR-UWB systems.
The ﬁlter prototype was fabricated in TSMC 90 nm CMOS and occupies a chip area of 0.004
mm2. It archives a -3 dB bandwidth of 2 GHz while the center frequency can be tuned from
4 GHz to 4.4 GHz. Power consumption is 1.1 mW from a 1.2 V supply voltage. Noise ﬁgure
(NF) is approximately 14 dB over 3–5 GHz bandwidth with minimal pulse dispersion. This ﬁlter
is competitive to other start-of-the-art tunable BPFs and could substitute passive surface acoustic
wave (SAW) ﬁlters for broadband wireless radio-communication.
Paper II: "A 3-5 GHz IR-UWB Receiver Front-End for Wireless Sensor Networks," The 2013
IEEE International Symposium on Circuits and Systems (ISCAS 2013).
This paper presents an IR-UWB receiver front-end covering the frequency band of 3–5 GHz
intended for low power, low data-rate communication over a relative short range for such
applications like WSNs. The receiver front-end was designed and veriﬁed in 90 nm CMOS
provided by TSMC. It employs direct-conversion (homodyne) architecture and occupies a chip
area of 0.9 mm2. The front-end exhibits a peak gain of 45 dB at 4 GHz and consumes a total
power of 26.6 mW from a 1.2 V supply voltage. Input return loss, S11 ≤ -12 dB and NF is
between 8 dB and 9 dB through 3–5 GHz bandwidth.
Paper III: "A Continuous-Time Differential Single-Bit Quantizer for IR-UWB Receivers,"
The 2013 IEEE International Conference on Ultra Wideband (ICUWB 2013), accepted.
In this paper, we propose a continuous-time differential single-bit quantizer intended for
IR-UWB receivers. It exploits an active balun as the input to obtain single-ended to differential
conversion. The quantizer prototype was fabricated in 90 nm CMOS and occupies a chip area
of 0.09 mm2. The proposed quantizer achieves a -3 dB bandwidth covering the spectrum from
100 MHz to 2.5 GHz. The peak gain is 35 dB around 1 GHz and the sensitivity is 40 mV at
2 GHz. Power consumption is 13.1 mW from a 1.2 V supply voltage. The quantizer is compact
and can be fully integrated without any external clock reference.
Paper IV: "A Variable-Gain Single-Bit Ultra-Wideband Quantizer for Baseband Receiver
Front-End," The 2012 IEEE Asia Paciﬁc Conference on Circuits and Systems (APCCAS 2012).
This paper presents a variable-gain single-bit UWB quantizer suitable for baseband receiver
front-end. The prototype chip is fabricated in 90 nm CMOS technology. The quantizer achieves
a -3 dB bandwidth covering a spectrum from 10 MHz to 2.7 GHz. The overall gain can be varied
from 23 dB to 33 dB while the NF is between 7 dB and 10 dB. The sensitivity is 40 mV at 2 GHz
and 110 mV at 3 GHz. The quantizer core occupies a die area of 0.04 mm2. By avoiding high
frequency sampling clock, power consumption is only 4.8 mW making the proposed quantizer
suitable for low-power wireless communications.
Paper V: "An Inductorless 6-Path Band-Pass Filter with Tunable Center Frequency for UWB
Applications," The 2012 IEEE International Conference on Ultra Wideband (ICUWB 2012).
This paper presents an inductorless switched-capacitor 6-path BPF suitable for IR-UWB
applications designed in nanometer CMOS technology. The proposed wideband BPF is working
in discrete-time intended for power-efﬁcient IR-UWB systems. As a part of the ﬁlter, a novel
6-phase clock generator is proposed enabling center-frequency tuning at microwave frequencies.
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The 6-phase clock generator is built with digital logic gates, thus can be easily scaled to ﬁner
pitch technology. The BPF achieves a -3 dB bandwidth of 2.5 GHz with center frequency tuning
range between 4.1 GHz and 4.5 GHz. The ﬁlter consumes a power of 4.5 mW from a 1.2 V
supply voltage and occupies an area of 0.007 mm2. The ﬁlter is compact, suitable for standard
digital technology and can be fully integrated without any external clock reference.
Paper VI: "Continuous-Time High-Precision IR-UWB Ranging-System in 90 nm CMOS,"
The 2012 IEEE Asian Solid-State Circuits Conference 2012 (A-SSCC 2012).
An IR-UWB communication solution with embedded ranging by measuring the symbol round
trip time without a common reference clock is presented in this paper. A ﬁrst working clockless
IR-UWB ranging transceiver fabricated in 90 nm CMOS technology with fully integrated digital
symbol detection including a running cross-correlator is implemented. The IR-UWB transceiver
consumes a power of 5.6 mW from a 1.2 V supply voltage and occupies a chip area of 3.6 mm2.
Preliminary measured results shows that two transceivers in a master-slave conﬁguration can
estimate distance with precision ≈ 1.4 cm. The IR-UWB ranging system is power and area
efﬁcient, giving superior ToF distance measurements which can be used for WSN applications.
Paper VII: "An Ultra-Wideband, Continuous-Time, Differential, Single-Bit Quantizer in
90 nm CMOS," The 54th IEEE International Midwest Symposium on Circuits and Systems
(MWSCAS 2011).
In this paper, we propose a UWB, differential, single-bit quantizer intended for IR-UWB
applications using standard 90 nm TSMC digital CMOS technology. The proposed quantizer
is working in continuous-time for power-efﬁcient IR-UWB implementations with a 5 GHz
bandwidth and a very high differential gain of approximately 70 dB while consuming 33.5 mW
from a 1.2 V supply voltage. A T-coil and a center-tap inductor are explored for bandwidth
enhancement resulting in an bandwidth extension of 2.5 times compared to the uncompensated
case.
Paper VIII: "A 70-dB, 3.1-10.6-GHz CMOS Ampliﬁer in Low-Power 90 nm CMOS," The
54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS 2011).
The analysis, design and implementation of a high-gain UWB ampliﬁer is proposed. It
is the core of the 3.1-10.6-GHz quantizer introduced in [Paper IX] but this paper presents in
detail several crucial characteristics of the novel UWB ampliﬁer and it may ﬁnd usage in other
wideband applications. The ampliﬁer is based on cascaded multistage resistive-feedback inverters
with an input LC resonator for bandwidth extension. This is conﬁrmed by post-layout simulation
in a TSMC 90nm CMOS low-power process. Simulated results show that the ampliﬁer exhibits a
70 dB gain throughout the bandwidth from 3.1 GHz to 10.6 GHz. The ampliﬁer is area-efﬁcient
using only one inductor for bandwidth enhancement. It occupies an area of 0.95 mm2 and
consumes a power of 25.1 mW from a 1.2 V supply voltage.
Paper IX: "Continuous-Time CMOS Quantizer for Ultra-Wideband Applications," The 2010
IEEE International Symposium on Circuits and Systems (ISCAS 2010).
A continuous-time CMOS quantizer suitable for UWB single-bit quantization is presented in
this paper. The proposed quantizer achieves a -3 dB bandwidth covering the entire FCC UWB
spectrum from 3.1 GHz to 10.6 GHz with a very high gain of approximately 70 dB. Instead of
using multiple peaking inductors for bandwidth enhancement, a resonant peak at the ampliﬁer
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corner frequency can ’pull up’ the gain, thus extending the bandwidth signiﬁcantly. In this design,
only a single, small inductor (0.7 nH) is used regardless of the number of ampliﬁer stages. The
proposed quantizer occupies an area of 0.12 mm2 and consumes a power of 25.5 mW from a
1.2 V supply voltage.
Paper X: "UWB Vivaldi Antenna for Impulse Radio Beamforming," The 27th Norchip
conference (NORCHIP 2009).
In this paper, two different types of Vivaldi antenna are designed and tested on Rogers
RO4350B substrate with a relative constant of 3.48, thickness of 1.52 mm and loss tangent of
0.0031. The ﬁrst is an antipodal Vivaldi antenna and the other is a tapered slot Vivaldi antenna.
They are both ultra wideband antennas for the 1–5 GHz frequency band with low impulse
distortion and the voltage standing wave ratio (VSWR) ≤ 2 throughout the entire bandwidth.
1.3 Thesis Outline
The contents of the thesis can be divided into eight chapters. Summarized below are overviews
of each chapter.
Chapter 1: The thesis starts with an introduction to the basic concepts of UWB technology
in chapter 1. Advantages, applications and its challenges are also presented.
Chapter 2: Chapter 2 reviews conventional positioning techniques followed by the proposed
architecture of the IR-UWB CTBV transceiver for high-precision ranging and localization.
Chapter 3: This chapter covers the design of switched-capacitor (SC) ﬁlters based on N-
path periodically time-variant networks. Switched-capacitor techniques are the most common
approach for realizing integrated ﬁlters due to their high degree of accuracy and linearity.
The purpose of this chapter is to provide ideas and discussions for using SC N-path ﬁlters as
BPFs and their realization in CMOS technology. In this chapter, an inductorless SC 5-path
BPF implemented in TSMC 90 nm CMOS is demonstrated. The performance was veriﬁed
by measurements. Besides, another 6-path BPF along with novel 6-phase clock generator is
proposed and post-layout simulation results are given.
Chapter 4: Chapter 4 focuses on designing of UWB continuous-time single-bit quantizers
in standard digital 90 nm CMOS technology. Four different architectures of quantizers are
proposed including both single-ended and differential approaches. Two different quantizers were
fabricated in TSMC 90 nm CMOS and extensive measurements have veriﬁed the performances
of the proposed designs. Moreover, bandwidth enhancement techniques using peaking inductors
are introduced to extend the quantizers’ bandwidths towards high frequency suitable for FCC
band. Comparisons to the state-of-the-art works are also provided to more clearly evaluate the
proposed design.
Chapter 5: This chapter deals with low noise ampliﬁers and mixers which are important
building blocks of communication systems. After giving a review of typical sources of noise,
a variety of conventional LNA architectures are discussed in detail where matching and noise
considerations are important issues. Advantages and limitations of each topology are also
addressed following by a proposed solution for 3–5 GHz LNA. The latter section of this chapter
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is devoted to provide an overview of active and passive mixers. A novel quadrature mixer is
then proposed including a QVCO that can eliminate bi-modal oscillation. Finally, the chapter
concludes with post-layout simulation results of proposed LNA and downconversion quadrature
mixer.
Chapter 6: Beginning with brief deﬁnitions of antenna parameters and then concentrating
on a particular type of UWB antenna, that is Vivaldi antenna. Two different UWB Vivaldi
antennas were investigated and then fabricated on Rogers substrate. This chapter concludes with
a comparison between tapered slot Vivaldi antenna and antipodal Vivaldi antenna.
Chapter 7: The object of this chapter is to propose an IR-UWB receiver front-end for CTBV
ranging system. All the building blocks have been presented in the previous chapters are put in
together in a single-chip solution.
Chapter 8: This chapter concludes the thesis and then presents the future research trajectory.
Chapter 2
UWB RANGING SYSTEMS
2.1 Introduction
Precision localization has been one of the fascinating application areas for IR-UWB technology.
These applications exploit the ﬁne time resolution of UWB signals. The ultrashort pulse
waveform enables UWB receivers to accurately determine the time of ﬂight (ToF) of the signal
transmitted from another UWB transmitter. UWB technology is particularly well suited for WSN
applications due to its low power consumption. Several reported systems for low data rates, low
power and low complexity short-range communications and ranging have been demonstrated.
Most IR-UWB designs focus on non-coherent receivers due to low complexity [6]- [10]. However,
the non-coherent receivers show relatively poor performance in terms of ranging accuracy. In [6],
a low-complexity non-coherent IR-UWB transceiver operated at 3.1–4.1 GHz frequency band,
is presented. The transceiver exploits energy-collection-based TOA estimation for positioning.
However, the positioning accuracy is ±5 ns corresponding to 150 cm. In [10], a single-bit
quantizer and auto-correlation followed by integration for pulse recovery is proposed. The
actual time-of-arrival information is lost with the integration and limits the ranging accuracy to
approximately 30 cm. An embedded ranging system for the ISM band is demonstrated in [11]. It
combines the advantages of both broadband and narrowband signals to improve ranging accuracy.
However the ranging accuracy is still around 20 cm. The accuracy is less than 15 cm in [12]
demanding high speed ADCs. Others reported ranging solutions are limited by clock frequency
or clock synchronization and hence increases the design challenges of the UWB ranging system.
For example, 1 GHz clock can give rise to 30 cm precision with high design complexity, which
is not sufﬁcient. For ranging accuracy better than 1 cm, we need a clock exceeding 30 GHz,
which is quite challenging with the current CMOS process technology.
At the Nanoelectronics group, Department of Informatics, University of Oslo, we have
brought forward a different way of designing IR-UWB based systems named Continuous-Time
Binary-Value (CTBV) using pure time-domain signal processing [5]. By avoiding clocks, power
efﬁcient solutions are feasible in standard CMOS. Although process variations pose signiﬁcant
challenges, high-speed and power-efﬁcient CMOS implementations have been demonstrated [13]
[14]. Our goal is to take the beneﬁt of the wideband characteristics of impulse radio systems and
seek a system solution which dramatically cuts down the implementation cost while exploring
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the inherent capability of ﬁne-timing resolution. Using a two-way ranging between the sensor
nodes, the distance can be estimated by measuring the symbol round-trip time without a common
reference clock [15]. The proposed CTBV ranging system in a master-slave conﬁguration is
employed to estimate ToF for high-precision localization with a reported ranging accuracy
of ≈ 1.4 cm, data rate of 1.5 Mbps [Paper VI] [16]. This chapter ﬁrst reviews conventional
positioning techniques and then proposes a novel IR-UWB CTBV transceiver for high-precision
ranging and localization.
2.2 Positioning Techniques
Positioning techniques exploit one or more characteristics of radio signals to estimate the position
of their sources. Positioning techniques can be divided into three main categories: the received
signal strength intensity (RSSI), the angle of arrival (AoA) and the time-based approaches such as
the time of arrival (ToA) and the time different of arrival (TDoA). The AoA technique measures
the angles between a given node and a number of reference nodes to estimate the location while
the RSSI and time-based approaches estimate the distance between nodes by measuring the
energy and the travel time of the received signal, respectively. This section aims to provide a
brief introduction of these positioning/localization techniques [1] [4] [17].
2.2.1 Received Signal Strength Intensity
RSSI measurements provide information about the distance between two nodes based on certain
channel characteristics. The main idea behind an RSSI-based approach is that if the relation
between distance and power loss is known, the RSSI measurement at a node can be used to
estimate the distance between that node and the transmitting node, assuming that the transmit
power is known. The distance between two nodes provides a circle of uncertainty for the position
of the target node. However, due to inaccuracies in both RSSI measurements and quantiﬁcation
of the distance versus path loss relation, distance estimates are subject to errors. Therefore, in
reality, each RSSI measurement deﬁnes an uncertainty area instead of a circle. This distance-
based technique requires at least three reference nodes to determine the two-dimensional location
of a given node, using the well-known triangulation approach. Since the RSSI measurements
depend on the channel characteristics, RSSI-based positioning algorithms are very sensitive to
the estimation of channel parameters.
2.2.2 Angle of Arrival
Unlike an RSSI measurement that provides range information between two nodes, an AoA
measurement provides information about the direction of an incoming signal. In this method,
the angle of arrival of the signal sent by the target to be positioned is measured at several
stationary reference nodes (RNs) by steering the main lobe of a directional antenna or an adaptive
antenna array. Each measurement forms a radial line from the reference node to the target to be
positioned. In two-dimensional positioning, the position of the target is deﬁned at the intersection
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Figure 2.1: AoA positioning principle
of two directional lines of bearing as depicted in Fig. 2.1. In practice, more than two reference
nodes may be employed to combat inaccuracies introduced by multipath propagation effects.
This method has the advantage of not requiring synchronization of the reference nodes nor an
accurate timing reference. However, the AoA approach is not well suited to UWB positioning
for following reasons. Due to the large bandwidth of a UWB signal, there is signiﬁcant multipath
time dispersion due to reﬂections from and diffraction around surrounding objects. As a result,
the number of paths becomes very large, especially in indoor environments. Therefore, accurate
angle estimation becomes very challenging with the existence of scattering from objects in the
environment. Furthermore, the use of antenna arrays makes the system costly, suppressing the
main advantage of a UWB radio equipped with low-cost transceivers.
Assuming that the coordinates are (0, 0) and (0, y2) for the reference node 1 and reference
node 2, respectively. Given α and β, respectively, as the angles of arrival of the signal from the
target at reference node 1 and reference node 2. We can deﬁne two straight lines by
y = tan(α)x (2.1)
y = tan(β)x+ y2 (2.2)
Substituting equation (2.1) into equation (2.2) yields
x = x0 =
y2
tan(α)− tan(β) (2.3)
Substituting x0 into equation (2.1) gives a unique y0 and thus the point deﬁned by the
coordinates (x0, y0) is the target position.
2.2.3 Time of Arrival
ToA measurements provide information about the distance between two nodes by estimating
the ToF of a signal that travels from one node to the other. Therefore, a ToA measurement at
a node provides an uncertainty region in the shape of a circle. In two-dimensional positioning,
at least three circles are required as shown in Fig. 2.2. Time-based schemes provide very good
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Figure 2.2: ToA positioning principle.
accuracy due to the high time resolution of UWB signals. Moreover, they are less costly than the
AoA-based schemes. Although it is easier to estimate RSSI than ToA, the range information
obtained from RSSI measurements is very coarse compared with that obtained from the ToA
measurements. However, the ToA technique requires knowledge of the transmission time of the
emitted signal as well as synchronization of the target and reference nodes’ clocks. Otherwise,
large position errors can occur. For example, a clock inaccuracy of just 1 ns will lead to a position
error of 30 cm. Furthermore, this technique can suffer from multipath propagation effects.
Assuming that the coordinates are (0, 0), (0, y2) and (x3, y3) for the reference node 1, ref-
erence node 2 and reference node 3, respectively. Given that t1, t2 and t3 denote the time it
takes the signal to travel from the target to be positioned to the respective reference nodes and
c denotes the signal’s speed of propagation, the distances between the target and each of the
reference nodes are given by
d1 = c.t1 =
√
x2 + y2 (2.4)
d2 = c.t2 =
√
x2 + (y − y2)2 (2.5)
d3 = c.t3 =
√
(x− x3)2 + (y − y3)2 (2.6)
Each of these equations deﬁnes a circle whose x and y are unknowns. Squaring both sides of
the above equations and some basic manipulation yields
y = y0 =
y22 + d
2
1 − d22
2y2
(2.7)
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Substituting equation (2.7) into equation (2.4) gives two values for x. Only one of these
values which is positive is correct.
2.2.4 Time Different of Arrival
In this technique, the difference between the arrival times of two signals traveling between the
target node and the two reference nodes is measured. Each time difference is then converted
into a hyperboloid with a constant distance difference between the two reference nodes. In
two-dimensional positioning, at least two pairs of reference nodes are required. The position is
the intersection of the two corresponding hyperboloids as depicted in Fig. 2.3. Conventionally,
ToA-based range measurements require synchronization among the target and the reference
nodes. However, TDoA measurements can be obtained even in the absence of synchronization
between the target node and the reference nodes, if there is synchronization among the reference
nodes. Here again, multipath propagation effects can affect the accuracy of the position and the
location of the reference nodes.
Again, assuming that the coordinates are (0, 0), (0, y2) and (x3, y3) for the reference node 1,
reference node 2 and reference node 3, respectively. Given that t1, t2 and t3 denote the time it
takes the signal to travel from the target to be positioned to the respective reference nodes and
c denotes the signal’s speed of propagation, the distances between the target and each of the
reference nodes are given by
d1 = c.t1 (2.8)
d2 = c.t2 (2.9)
d3 = c.t3 (2.10)
Deﬁning two hyperboloids using the TDoA algorithm, that is
d1,2 = d2 − d1 = c.(t2 − t1) =
√
x2 + (y − y2)2 −
√
x2 + y2 (2.11)
d1,3 = d3 − d1 = c.(t3 − t1) =
√
(x− x3)2 + (y − y3)2 −
√
x2 + y2 (2.12)
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where x and y are unknowns. Taking the square in equations (2.11) and (2.12) yields
2d1,2
√
x2 + y2 = y22 − d21,2 − 2y2y (2.13)
2d1,3
√
x2 + y2 = x33 + y
2
3 − d21,3 − 2x3x− 2y3y (2.14)
Equations (2.13) and (2.14) lead to
x = by + a (2.15)
where a and b are calculated as
b =
2y2d1,3 − 2y3d1,2
2x3d1,2
(2.16)
a =
x23d1,2 + y
2
3d1,2 − y22d1,3 + d21,2d1,3 − d1,2d21,3
2x3d1,2
(2.17)
Substituting equation (2.15) into equation (2.13) gives
2d1,2
√
(b2 + 1)y2 + 2bay + a2 = y22 − d21,2 − 2y2y (2.18)
This results in
[4d21,2(b
2 + 1)− 4y22]y2 + [8bad21,2 + 4(y22 − d21,2)y2]y + [4a2d21,2 − (y22 − d21,2)2] = 0 (2.19)
Equation (2.19) is a quadratic equation with two roots that are the y-coordinates of the intersec-
tion points of the hyperboloids. Substituting the value of y into equation (2.15) provides the
corresponding x-coordinates. To remove the ambiguity, we can deﬁne another hyperboloid by
d2,3 = d3 − d2 = c.(t3 − t2) =
√
(x− x3)2 + (y − y3)2 −
√
x2 + (y − y2)2 (2.20)
Substitution of d1,3 by d2,3 in equations (2.13)-(2.19) yields two points. One of these points
matches the previous ones, which is the target position.
2.3 Proposed IR-UWB CTBV Ranging System
A different approach for IR-UWB radio named Continuous-Time Binary-Value (CTBV) signal
processing has been proposed [5]. The idea is exploring ways to utilize the extremely fast
computational speed of modern technology and improve the location functionality of wireless
sensor networks. The CTBV technique is fundamentally a new approach to signal processing
simply based on inherent CMOS process-dependent gate delays combined with a coarse quantizer
or a single-bit analog-to-digital converter (ADC). In CTBV domain, the signal value is binary
but time is kept continuous, which combines the speed of analog signal processing with some
of the advanced processing capabilities of digital signal processing. An important property of
the simple CTBV bit-stream is the accurate sampling time in principle eliminating quantization
errors. As a result, the CTBV ranging system is very attractive for the emerging medical ﬁeld
such as wireless capsule endoscope which requires high accuracy localization and in-body
communication. To our best knowledge no high-precision localization solution suitable for
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in-body tracking is reported. Moreover, by avoiding clocks, power efﬁcient solutions are feasible
in standard CMOS while the performance of the CTBV solutions are only limited by the gate
delays, thus can be scaled to ﬁner pitch technology. We have been exploring CTBV coding in
a power efﬁcient IR-UWB transceiver for ranging system as proposed in Fig. 2.4. The chip
prototype was fabricated in TSMC 90 nm CMOS and occupies a chip area of 3.6 mm2 as shown
in Fig. 2.5. The key blocks of the ranging transceiver are: a quantizer, a continuous-time symbol
detector, a symbol generator, a sequencer and a ranging and thresholding sampler doing the
actual ToF measurement.
The basic principle to measure symbol round trip time using the CTBV ranging system
can be explained as follows. In a master-slave conﬁguration, the master is triggered to initiate
a communication and the sequencer transmits a 32-bit symbol with a chip interval of 20 ns
and starts the ranging circuit (sampler). To limit the hardware complexity, the symbol length
is set to 32-bits, but is scalable to longer symbols for improved sensitivity. Gold code such
as (1100001100100011100110110110101) is used for transmission, which has in-phase auto-
correlation = 16, out-of-phase auto-correlation = 8 and cross-correlation = 8. Each pulse in the
symbol is a ﬁfth order Gaussian pulse ﬁlling a bandwidth from 3.1 GHz to 5.4 GHz [18]. The
slave receives the symbol after some propagation delay and continuously looks for the expected
symbol. The single-bit quantizer of the slave converts the incoming pulses into CTBV signals.
Depending on where the threshold will hit the incoming signal, the quantized output may be very
short pulses. Therefore, the output pulses from the quantizer are pulse extended by prolonging
the rise time of the inverter with a weak PMOS. The RC time constant is tuned according to
the desired pulse width and the pulse shape is recovered by a Schmitt trigger. Using a pulse
extender, the pulse is reconstructed with sufﬁcient pulse width to pass through the huge digital
logic circuits in the following delayline without getting shrinked. In addition, the pulse width
controllers in the delayline maintain pulse width throughout the delayline where the pulse can be
either extended or shrinked.
The continuous-time symbol detector, presented in [19] [20], is composed of a delay line,
a correlator, a counter and a match thresholder. The delayline consists of 31 delay elements
to process the incoming 32-bit symbol. The cascaded delay elements provide a history of the
incoming signal. Each delay element consists of coarse and ﬁne tune. The pulse extended
CTBV signal is stored in a delayline matching to the chip interval and is then cross-correlated in
CTBV domain with a symbol template using a correlator based on simple AND gates. In CTBV
coding, correlation refers to the matching of incoming ’1’s with the reference template. The
correlated output are counted and coded as a thermometer coded digital value using the high
speed counter. The counter output is then thresholded with an appropriate detection level using
the match thresholder. The match thresholder consists of a multiplexer which is programmed
through the SPI controller. Depending on the detected number of pulses in the incoming symbol,
the appropriate threshold may be set [21]. If the incoming symbol matches the symbol template,
the symbol pattern is detected. Immediately, the slave transmits another symbol pattern to the
master and when the master receives this symbol in a similar procedure as the slave does, the
ranging circuit in the master will have the symbol round-trip time (master-slave-master). The
ranging circuit is a delay block continuously running to capture the symbol detected pulse in the
sampler. The rise time of the symbol detected pulse in the sampler gives the measurement of
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Figure 2.4: The proposed IR-UWB CTBV transceiver.
Figure 2.5: The chip microphotograph (a) and the layout (b) of the proposed IR-UWB CTBV transceiver.
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Figure 2.6: The measurement setup for the IR-UWB CTBV ranging system.
total symbol round-trip time. The sampler consists of a delayline with 64 taps and 64 samplers
(D ﬂip-ﬂops), each connected to a 16-bit counter. When the signal arrives, each of the taps on
the delayline triggers the corresponding sampler and the counter is incremented. The unit delay
in the sampler is around 100 ps, which limits the ranging accuracy in the current implementation
but can be improved with technology scaling. Based on the symbol round-trip time, the ToF can
be estimated precisely. Even in the absence of timing synchronization, the proposed transceiver
does coherent symbol detection by preserving the timing information of the received symbol. The
coherency of the symbol detection is obtained since cross-correlation is running in continuous-
time and the detection pulse will be issued immediately when matching occurs. The complex
power hungry synchronization circuits are completely avoided since continuous-time signal
processing does not need clocks and also avoids aliasing and quantization noise [22] [23]. The
symbol may be sent multiple times for improved symbol recovery, thus adding the processing
gain. The process dependent variation, mismatch and jitter impacts the delayline where the
delay element may cause variation both in the pulse position and also the pulse width of the
incoming symbol, thus an initial calibration is required. The tuning or calibration procedure
is done by programming each delay element to the required chip interval by coarse-tune and
ﬁne-tune register settings using a SPI interface to the microcontroller. The receiver are often
called correlating receiver since template matching is required. Running cross-correlation is
often power demanding. However, simple and power-efﬁcient solutions are feasible using CTBV
coding. The IR-UWB CTBV transceiver can be used as a ranging system for high-precision
localization without any clock synchronization. The measurement setup for the IR-UWB CTBV
ranging system is shown in Fig. 2.6.
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A BER ≈ 105 is achieved for short range (<10 cm). The BER rate can be improved further
through several ways such as increasing the symbol length, symbol repetition, coding or including
an IR-UWB receiver front-end. In this thesis, we propose an IR-UWB receiver front-end for
improving BER as well as ranging accuracy. The front-end consists of an antenna, a low noise
ampliﬁer, a band-pass ﬁlter, a downconversion quadrature mixer, a low-pass ﬁlter, a differential-
to-single-ended converter and a continuous-time quantizer. Each building block will be discussed
in detail in the following chapters.
2.4 Conclusion
In this chapter, conventional positioning/localization techniques have been discussed. Due to the
high time resolution of UWB signals, time-based location estimation schemes usually provide
better accuracy than the others. Then we have presented a novel IR-UWB CTBV transceiver
with embedded ranging by measuring the symbol round-trip time without a common reference
clock. The IR-UWB transceiver was fabricated in TSMC 90 nm CMOS. It consumes a power of
5.6 mW from a 1.2 V supply voltage and occupies a chip area of 3.6 mm2. Preliminary measured
results shows that two transceivers in a master-slave conﬁguration can estimate distance with
precision ≈ 1.4 cm. Ranging resolution is not limited by the receiver complexity but limited
by the available CMOS process technology. The IR-UWB ranging system is power and area
efﬁcient, giving superior ToF distance measurements which can be used for WSN applications
such as high-precision ranging and localization.
Chapter 3
UWB BAND-PASS FILTERS
3.1 Introduction
As wireless communication is moving up to higher frequencies, suitable integrated band-pass
ﬁlters (BPFs) are required. Typically passive ﬁlters like surface acoustic wave (SAW) ﬁlters
are used. Aiming at integrated ﬁlter solutions, SAW-ﬁlters are not viable [24]. An additional
challenge is wideband, microwave ﬁlters for impulse radio applications. At microwave frequen-
cies, wideband resonator based ﬁlters are hard to make and area consuming. There are various
ﬁlter types that are appropriate for the implementation of RF on-chip BPFs include bulk acoustic
wave (BAW) ﬁlters, active-RC ﬁlters, LC ﬁlters–often with Q-enhancement techniques, gm-C
ﬁlters and N-path ﬁlters. Unlike SAW ﬁlters, BAW ﬁlters are process compatible with silicon
technology. However, their center frequency is sensitive to thickness variation of the piezoelectric
material and the achievable tunability is limited. Although high linearity is an advantage of
active-RC ﬁlters, these ﬁlters have a drawback of operating at high frequency ranges due to
the limitation of the unity bandwidth of the operational ampliﬁers. Besides, it is not easy to
implement tuning scheme. Q-enhancement approach has several disadvantages such as large
area due to inductors which do not obey process scaling, limited tunability and poor dynamic
range. Whereas, main drawbacks of gm-C ﬁlters are the trade-off between power consumption,
quality factor, center frequency and dynamic range and the need for tuning circuitry [25].
Recently, there has been a renewed interest in switched-capacitor (SC) N-path ﬁlters due to the
development of CMOS technology allowing this type of ﬁlter to work at RF frequencies [26] [27].
They are also known as sampled data ﬁlters, commutated capacitors, etc. These ﬁlters basically
transfer the low-pass/notch characteristic of a network to a band-pass/band-stop one by means of
frequency mixers. An N-path ﬁlter can realize an inductorless tunable band-pass or band-stop
ﬁlter in which the center frequency is determined by the mixing frequency. They have been
widely utilized in receivers to replace SAW ﬁlters in low-cost wireless radio-communication
applications. In addition to cost implications, these SAW ﬁlters not only degrade the receiver
sensitivity due to their inevitable insertion loss, they are also hard to make tunable. Furthermore,
the demand for fully integrated systems is favouring solutions with no external components
achievable with novel receiver architectures as well as novel circuit topologies. SC circuits
achieve high transfer-function accuracy with low distortion in CMOS technology and thus
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Figure 3.1: The structure of an N-path ﬁlter.
become attractive for low-voltage operation. A combination of SC ﬁlter and N-path technique
allows realization of high-quality RF ﬁlters even with simple ring-oscillators as multiphase clock
generators. Still a major challenge is to generate a high-speed multiphase clock suitable for
microwave ﬁltering.
This chapter presents solutions for SC N-path BPF designed in nanometer CMOS technology
[Paper I][Paper V]. The proposed wideband BPFs are working in discrete-time intended for
power-efﬁcient IR-UWB systems.
3.2 Principles of SC N-Path Filters
A typical N-path ﬁlter is composed of N parallel identical ﬁlter cells which are cyclically sampled
with the frequency Fs. Each path usually in turn consists of a passive low-pass ﬁlter (LPF) with
transfer function H(f) between an input and output mixer as shown in Fig. 3.1. The switches
are driven by time/phase shifted versions of clock p(t) and q(t). The time shift between two
successive paths is Ts/N , where Ts is the period of the mixer clock. At any moment one and
only one path is connected to the output node. When the switching signals are assumed to be
ideal Dirac impulses delayed by Ts/N , the output signal S(f) may be written as a function of
the input signal E(f) as shown in equation (3.1).
S(f) =
+∞∑
m=−∞
h(m ·Ts) · exp(−2 · π · j · f ·m ·Ts) (3.1)
·
+∞∑
n=−∞
e(
n ·Ts
N
) · exp(−2 · π · j · f · n ·Ts
N
)
Equation (3.1) shows that the output signal is the result of two multiplied sums. The ﬁrst
term corresponds to the Fourier transform of the impulse response of the LPF sampled at Ts
period. The second one corresponds to the Fourier transform of the input signal sampled at Ts/N
period. Due to the periodicity of the frequency response, the band-pass center frequency is equal
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to a multiple of the clock frequency. This ﬁlter can be used for clock recovery by ﬁltering the
harmonic components [28]. It can also be used as BPF centered around Fs [24]. Thus, the N-path
ﬁlter transfers a low-pass characteristic to a band-pass whose center frequency is controlled by
the clock frequency while the LPF and duty cycle of the clock deﬁne the bandwidth. In fact,
the input signal is downconverted to baseband, ﬁltered and then upconverted again to the same
band as the input signal. Due to the Nyquist theorem, sampled-data ﬁlters can only process input
signals up to half of the clock frequency. Since the transfer characteristic is the same for every
switch position, the overall frequency response is equal to the response of an individual path.
However, the output signal is now composed of N samples per period Ts, so that the Nyquist
range NY for the N-path ﬁlter is expanded N times as follow
NY = N ·
1
2
·Fs (3.2)
The decomposition of ﬁlter center frequency and the ﬁlter properties is promising. A
multiphase clock generator with wide tuning-range is required for center frequency tuning. The
ﬁlter sharpness is determined by the sharpness of the LPF. For most wideband ﬁlters that do not
require very high selectivities, a second-order passive LPF is sufﬁcient.
A dominating error-source is clock feed-through due to the parasitic capacitors. This clock
feed-through distortion produces not only an undesirable offset voltage but also additional
spectral components at harmonics of the clock frequency Fs. These spectral components reduce
the maximum dynamic range in the ﬁlter passband at Fs. Although even harmonics may be
eliminated by using differential signaling [27], the clock feed-through is still a major challenge
in designing SC N-path BPFs. In addition, due to tolerances in the ﬁlter paths, unwanted mirror
frequencies can appear at the output [29].
3.3 Proposed UWB SC 5-Path Band-Pass Filter
3.3.1 Low-Pass Filter
As mentioned before, the order and the corner frequency of the low-pass ﬁlter deﬁnes the roll-off
and bandwidth of the N-path band-pass ﬁlter. A second-order RC LPF is designed for improved
frequency roll-off as shown in Fig. 3.2. Thus, the gain decreases by 40 dB per decade above
cut-off frequency. The frequency response of the second-order passive LPF is given in equation
(3.3). Besides, the RC in each path of an N-path ﬁlter performs integration on the input signal
when the corresponding switch is on. Any variation of R and C will result in ﬁlter bandwidth
deviations from the designed value.
vout
vin
=
1
R1R2C1C2
s2 + s
(
1
R1C1
+ 1
R2C1
+ 1
R2C2
)
+ 1
R1R2C1C2
(3.3)
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Figure 3.2: A second-order passive LPF and its frequency response.
3.3.2 5-Phase Clock Generator
Since the center frequency of the SC N-path BPF can be tuned with the clock frequency, a high-
speed tunable oscillator is desirable. The tunability is particularly useful for RF integrated circuits,
for which the tuning of the center frequency by a clock signal permits either to compensate
for process variations and device mismatch or to ﬁlter various channels with the same ﬁlter.
Several clock generator topologies for RF frequencies have been proposed in literature [30].
Most of them use inductors and capacitors to provide oscillation. These inductors occupy a very
large area in the layout and are hard to adapt to ﬁner pitch technology. In this design, a ring
voltage-controlled oscillator (RVCO) based, multiphase clock generator is proposed in Fig. 3.3.
Five inverters form a closed loop with positive feedback. It generates a 5-phase clock signal used
for driving SC circuits. Avoiding an external crystal-driven clock, higher frequencies are feasible
and full integration is possible. The 5-phase clock generator is built with digital logic gates and
can be scaled with CMOS technology. The intrinsic propagation delays of each inverter are
tPHL-INV = 0.7RNCL (3.4)
tPLH-INV = 0.7RPCL (3.5)
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Figure 3.3: The proposed 5-phase clock generator.
The oscillation frequency, f0 is given by
f0 =
1
5 (tPHL-INV + tPLH-INV)
(3.6)
where tPHL-INV and tPLH-INV are the high-to-low and low-to-high delay of the inverter, RN and RP
are the equivalent resistances of the NMOS transistor and PMOS transistor, respectively and CL
is the load capacitance on the output of each inverter. CL consists of the total gate capacitance
from two transistors, the total drain capacitance from two transistors, routing capacitance and a
possible additional capacitance or varactor. The delay in the inverter exists due to the time it takes
the transistors in the inverter to charge CL. If N is large enough, all nodes will be completely
charged and discharged during one period and each inverter delivers the charge CLVDD. The
transistor charging the capacitance will initially charge it with a maximum current ID. The
current decreases during the transition and if ηID is the mean current (disregarding leak currents),
the frequency of the RVCO is given by
f0 = η
ID
10CLVDD
(3.7)
where η is current ideality factor. According to equation (3.7), it is clear that f0 can be controlled
through CL, VDD and ID. CL can be controlled by a varactor, such as a biased PN junction. This
is simple and effective, but also highly nonlinear [31]. A linear conversion can be obtained by
switching on and off ﬁxed capacitors, according to the magnitude of the input voltage. However,
this requires large capacitor arrays at each node and, more importantly, an A/D converter is
required to control the switches. Controlling VDD will also inﬂuence ID, as it is seen in the
following sections. This principle has been shown to produce a reasonably good linearity.
However, it requires high input voltages and the input signal is loaded with pulses and a generally
low impedance. This solution is not suitable in a low supply voltage and low power circuit.
ID can be controlled through different current starving techniques. This approach results in
a wide tuning range, but is also very nonlinear. Controlling ID with the threshold voltage of
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the transistors through the back-gate (bulk) voltage yields a better linearity. Furthermore, this
solution implies a high and stable input impedance and if VDD is lower than one diode voltage, it
is possible to have rail to rail inputs or even input voltages exceeding the supply voltage. The
behavior of the RVCO depends on the operation region of the transistors.
In strong inversion, the saturation drain current is given by
ID =
W
2L
μeffCox (VGS − Vth)2 (3.8)
where W and L are transistor dimensions, μeff is the effective carrier mobility and Cox is the
oxide capacitance. When the bulk source voltage, VBS is increased, the depletion area and thus
the space charge is reduced. Due to charge neutrality through the MOS structure, the threshold
voltage will be reduced according to
Vth = Vt0 + γ
(√
2Φf − VBS −
√
2Φf
)
−KBVBS (3.9)
where Vt0 is Vth when VBS = 0, γ is a process constant and Φf is the surface potential of the MOS
transistor. The ﬁrst-order approximation of the current can be written as
ID =
W
2L
μeffCox
(
V 2DD +K
2
Φ − 2VDDKΦ + γ2y2 − 2γ (VDD −KΦ) y
)
(3.10)
where KΦ = Vt0 − γ
√
2Φf and y = γ
√
2Φf − VBS. When VDD is high, the linear dependency on
y is dominating and the current will grow with a power to VBS larger than one. When VDD is
reduced, the linear second-order effect in equation (3.9) becomes more important, making the
dependency more linear.
In weak inversion, according to [32], the drain current can be calculated as
ID =
kT
q
D
W
L
Coxe
q(VGS−Vth)
ηkT
[
1− e−qVDSkT
]
(3.11)
where D is the diffusion coefﬁcient of the carriers. The threshold voltage Vth given by equation
(3.9) is independent of the operation region of the transistor. This means that the maximum
current and thus the frequency in weak inversion, is proportional to
ID ∝ e−γ
√
2Φf−VBS/nVT (3.12)
This implies that ID is a function of VBS to a power higher than one and the sensitivity of the
RVCO will be increased with VBS. In order to tune the oscillation frequency, both bulk voltages
of NMOS transistor and PMOS transistor can be controlled. However, it would require two
different voltage levels dependent on each other which is difﬁcult to accomplish. Therefore, in
this design, we only change the bulk voltage of the PMOS devices of the inverters in the ring.
The main drawback of this multiphase clock generator is relatively high phase noise level of
the inherent ring oscillator compared to that of the LC oscillator. The phase noise of the ring
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Figure 3.4: The proposed UWB SC 5-path BPF.
oscillator is investigated in [33], an can be calculated as
L(Δω) = Ak
kTRns
V 2A
( w0
Δω
)2
(3.13)
where Ak is a factor depending on the noise generation mechanism studied, k is the Boltzmann’s
constant, T is the temperature in Kelvin, Rns is an equivalent noisy resistor, VA is the voltage
amplitude of the signal and Δω is the frequency offset. In order to reduce the phase noise, the
equivalent resistance Rns must be reduced trading off against increase in power consumption.
3.3.3 Proposed Band-Pass Filter
Fig. 3.4 shows the proposed SC 5-path BPF. It consists of ﬁve LPFs and each LPF is connected to
an input switch driven by a 20% duty-cycle periodic clock. The switches are made with NMOS
transistors, which are switching sequentially between the ON and OFF modes. The NMOS
switch passes a small signal well while the PMOS switch passes a large signal well. In addition,
input signal to the band-pass is much smaller than supply voltage. Therefore, the NMOS switch
is chosen in this design instead of PMOS switch for maximizing input/output signal range when
body effect is taken into account. Combining the NMOS and PMOS into a transmission gate
(TG) can pass well both large and small signal at the price of larger layout area and need for two
complementary clocks. Switch resistance can have strong impact on the maximum achievable
rejection in N-path ﬁlters. In order to increase the maximum rejection of the ﬁlter, the switch
resistance should be very small with respect to the source resistance. Increasing switch size will
improve linearity and decrease the switch resistance. However, larger switch size also means
larger parasitic capacitors, affecting the frequency range, clock leakage and also requiring more
clock power to drive the switches [27]. From the other hand, the propagation delays of the
NMOS switch is estimated as
tPHL-SW = tPLH-SW = 0.7RswCtot (3.14)
where tPHL-SW and tPLH-SW are the high-to-low and low-to-high delay of the switch, respectively,
Rsw is the switch resistance of the NMOS switch and Ctot is the total capacitance on the output
of the switch, that is, the sum of the output capacitance, any capacitance of interconnecting lines
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and the input capacitance of the following states. Increasing switch size reduces the propagation
delays from the input to the output of the switch. However, the delay in turning the switch on
is increased due to higher input capacitance. Therefore, the sizes of the NMOS switches were
optimized during simulation (W/L=3 μm/100 nm).
3.3.4 Measurement Results
In order to verify the performance of the ﬁlter, a chip prototype was implemented in TSMC
90 nm CMOS [Paper I]. Fig. 3.5 shows the die microphotograph of the proposed ﬁlter. The ﬁlter
core occupies an area of only 0.075×0.055 mm2. Due to the ﬁlling structures, the planarization
of metal layers and the passivation layer in this 90 nm CMOS technology, the chip photo does
not show any details of the circuitry. Fabricated dies were bonded directly to FR4 PCBs to
avoid the inductive load of a package and to avoid long bond wires. The input of the ﬁlter
was matched to 50 Ω for measurement purpose. Input RF interface was connected to a SMA
connector. Adopted 50 Ω transmission line, the RF signal path was carefully designed and
isolated. The output of the ﬁlter was measured by means of on-chip probing. The probe pads
were designed for ground-signal-ground (GSG) probes with 100 μm pitch. A Rohde & Schwarz
ZVB20 vector network analyzer was used for measuring S-parameters as well as phase responses.
The measurement setup for the ﬁlter is shown in Fig. 3.6.
In this technology, operation center frequency up to 4.4 GHz can be expected. The ﬁlter
responses at different switching frequencies are plotted in Fig. 3.7. Tuning the back-gate bias
voltage of the PMOS devices in the ring oscillator results in a frequency tuning range of 9.5%
around 4.2 GHz. Fig. 3.8 demonstrates the phase behaviour of the ﬁlter. As can be seen, the ﬁlter
expresses a linear phase shift over the designed band between 3 GHz and 5 GHz. The phase
linearity ensures minimal dispersive distortion of UWB pulses. The distortion is then veriﬁed
again by applying a ﬁfth derivative Gaussian pulse at the input of the ﬁlter and then looking
at the output signal on an oscilloscope. The pulse ﬁlls a bandwidth from 3.1 GHz to 5.4 GHz
and as expected, no dispersion is added by the ﬁlter when the main part of the output pulse is
well preserved. Both input and output signal are plotted in Fig. 3.9 indicating some attenuation
of the ﬁltered signal. The noise performance was measured by gain method using a Rohde &
Schwarz FSQ26 signal analyzer. It reveals that the NF is approximately 14 dB. This high NF is
due to the high ﬁlter’s insertion loss (12 dB) as a result of input mismatching. The wideband
ﬁlter consumes a power of 1.1 mW from a 1.2 V supply voltage.
3.4 Proposed UWB SC 6-Path Band-Pass Filter
3.4.1 6-Phase Clock Generator
In this section, a novel ring oscillator based 6-phase clock generator is proposed. A minimum
three-stage ring oscillator provides oscillation resulting in a very high-frequency clock suitable
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Figure 3.5: The die microphotograph (a) and the layout (b) of the proposed BPF.
Figure 3.6: The measurement setup for the ﬁlter.
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Figure 3.7: The measured ﬁlter responses at different center frequencies.
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Figure 3.9: The measured input/output of ﬁfth derivative Gaussian pulse.
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Figure 3.10: The proposed 6-phase clock generator.
for UWB applications. The oscillation frequency, w0 is given by
f0 =
1
3 (tPHL-INV + tPLH-INV)
(3.15)
Fundamentally, the number of inverters in the ring oscillator equals to the number of clock
phases needed. However, both rising and falling edges present in the ring oscillator can be
exploited for twice as many clock phases. The 6-phase clock generator is shown in Fig. 3.10.
Since the frequency of oscillation depends on the inherent inverter delay plus whatever additional
loading is applied, taps from the delay line must have minimal load for maximum operation
frequency. Consequently, a buffer with very low input capacitance is required to minimize the
load capacitance while having the capability of driving large loads at the output. Fig. 3.11 shows
a buffer with incremental loading for optimal performance. The oscillation frequency can be
tuned by varying the time delay of each inverter stage in the ring through the bulk voltage of
the PMOS transistor. In this way no additional loading is applied, thus maintaining the highest
possible oscillator frequency.
3.4.2 Post-Layout Simulation Results
In order to ensure proper operation, post-layout simulation results of the tunable SC N-path
BPF, depicted in Fig. 3.12, are provided [Paper V]. Simulated results of the ﬁlter for TSMC
90 nm CMOS were achieved using the Cadence design environment. The multiphase clock
generator generates a 6-phase clock used for driving SC circuits. The bandwidth of the BPF
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Figure 3.12: The proposed UWB SC 6-path BPF.
is shaped by the duty cycle of the clock and the LPF cut-off frequency. Fig. 3.13 shows an
example of a 6-phase clock generated by the proposed multiphase clock generator including
extracted parasitic components. In this technology, operation center frequency up to 7 GHz can
be expected. However, the mega buffer can only work well up to 4.5 GHz.
Tuning the back-gate bias voltage of the PMOS devices in the ring oscillator results in
a frequency tuning range of 9.3% around 4.3 GHz. The ﬁlter responses at different center
frequencies are shown in Fig. 3.14. Post-layout simulation shows a noise ﬁgure from 7 dB to
8 dB as presented in Fig. 3.15.
The UWB ﬁlter consumes a power of 4.5 mW from a 1.2 V supply voltage. The layout is
Table 3.1: Comparison with previous published tunable BPFs
Ref. CMOS Die area Power Voltage -3 dB Freq. tuning NF
tech. cons. gain bandwidth range
mm2 (mW) (dB) (MHz) (GHz) (dB)
[24] 0.35 μm 1.9 63 -2 1.75–4.6 0.24–0.53 9
[27] 65 nm 0.07 2-16 -2 35 0.1–1 3–5
[34] 0.18 μm 0.81 17 0 130 2–2.06 15
[35] 0.35 μm 0.1 5 -5 53.8 1.93–2.19 26.8
[36] 0.5 μm 0.15 43.2 -15 80 1.77–1.86 28
[37] 0.5 μm 2.5 15 23 70 2.45–2.85 6
This work 1 90 nm 0.004 1.1 -12 2000 4–4.4 14
This work 2 90 nm 0.007 4.5 -4 2500 4.1–4.5 7–8
3.4. PROPOSED UWB SC 6-PATH BAND-PASS FILTER 33
0
0.5
1
0
0.5
1
0
0.5
1
0
0.5
1
0
0.5
1
Vo
lta
ge
 [V
]
0 0.5 1 1.5 2 2.5 3
0
0.5
1
Time [ns]
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Figure 3.15: The simulated noise ﬁgure of the BPF.
shown in Fig. 3.16. The ﬁlter core occupies an area of 0.085×0.085 mm2 including on-chip
decoupling capacitors. Table 3.1 summarizes the performance of the ﬁlter and compares it to
other published designs. Ahmed et al. [24] proposed a 8-path high-Q BPF utilized in SAW-
less receiver. However, this ﬁlter consumes much power as well as large die area. In [27], a
differential 4-path ﬁlter combined with a broadband off-chip transformer was realized in 65 nm
CMOS. The differential architecture can reduce clock-leakage and suppress selectivity around
even harmonics of the clock. Q-enhanced techniques [34]- [37] can improve ﬁlter quality factor
but degrade linearity and noise. Our proposed ﬁlter offers the smallest area and highest center
frequency of all the ﬁlters reported in table 3.1.
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Figure 3.16: The ﬁlter layout: 0.085×0.085 mm2.
3.5 Conclusion
In this chapter, we have presented inductorless SC 5-path/6-path band-pass ﬁlters based on
N-path periodically time-variant networks implemented in standard CMOS technology [Paper
I][Paper V]. The proposed ﬁlters are targeted for low band of the UWB spectrum from 3 GHz
to 5 GHz. As a part of the ﬁlter, novel multiphase clock generators are proposed suitable for RF
frequencies. The multiphase clock generators are built with digital logic gates, thus can be easily
scaled to ﬁner pitch technology. The ﬁlter is compact, suitable for standard digital technology
and can be fully integrated without any external clock reference. This ﬁlter is competitive to other
start-of-the-art tunable BPFs and could substitute passive SAW ﬁlters for broadband wireless
radio-communication.
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Chapter 4
UWB QUANTIZERS
4.1 Introduction
At the Nanoelectronics group, Department of Informatics, University of Oslo, we have brought
forward the Continuous-Time Binary-Value (CTBV) design paradigm [5] acknowledging the
strong power-limitation imposed (-41.3 dBm/MHz). The CTBV approach is simply based on
inherent CMOS process-dependent gate delays combined with a coarse quantizer. With a SNR
often less than one, using a single-bit (binary) quantization may be sufﬁcient. These systems
do need signiﬁcant processing gain (integration) for proper operation. CTBV impulse radar
solutions are now commercially available [38] and high-precision ranging receivers have been
demonstrated [39]. An essential building block of the CTBV system is a wideband single-bit
quantizer or thresholder continuously comparing the incoming signal to a threshold voltage,
giving a binary or digital output of the sign of the comparison which is CTBV coded signal. In
fact, sweeping the threshold quantization voltage enable quantization of any incoming signal.
Such a function can be obtained with a high-gain comparator. In [40], a 4 GS/s 4-bit ﬂash ADC
in 0.18 μm CMOS was presented and comparators with four stages and integrated inductors
were implemented. Such inductors usually need a large chip area. In [41], a comparator was
designed for an analog rank-order extractor and in [42], a latch-type voltage sense ampliﬁer for
a SRAM is described. Conventional comparators are mostly based on cross-coupled inverters
(latch) to force a fast decision due to positive feedback combined with a clocked reset [40] - [45],
but such an approach cannot be used for continuous time systems. By avoiding a high frequency
sampling clock, power-efﬁcient solutions exist even for CTBV systems.
The basic principle on which quantizer is based is shown in Fig. 4.1. The previous stages
such as LNA constitute a preampliﬁer. The preampliﬁer ampliﬁes the input signal by a small
amount before it is coupled through a capacitor with a DC-setting resistor on the other side.
The DC value of this node will be Vt and the ampliﬁed input signal will then swing around this
voltage. Whenever the voltage of this node is above the operating point of the thresholding
ampliﬁer, its output will be "1" and otherwise, it will be "0". A second effect of the coupling
capacitor and the DC-setting resistor is that they will act as a high-pass ﬁlter for the input
signal, thus rejecting low-frequency signals which could otherwise cause masking problems. By
using an equivalent resistance circuit with a tunable value instead of a resistor, for example, a
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Figure 4.1: Quantizer with a tunable threshold level.
transconductance ampliﬁer, it is possible to make the cut-off frequency of the high-pass ﬁlter
tunable. It is shown in [5] that the higher the preampliﬁer gain is, the lower the ﬂicker noise
introduced by the thresholding ampliﬁer will be compared to the input signal. So by amplifying
the input signal as much as possible without causing any other problems, the ﬂicker noise will be
reduced by a factor corresponding to the gain of the preampliﬁer. The AC coupling before the
thresholding ampliﬁer will ﬁlter out any ﬂicker noise created by the preampliﬁer. However, if
the input signal is ampliﬁed too much, the tuning range of Vt will not be able to cover the full
extent of the input signal, thus the circuit will not perform as expected.
In this chapter, several solutions for a continuous-time UWB quantizer with tunable threshold
setting targeted for IR-UWB receiver front-ends are proposed [Paper III][Paper IV][Paper
VII][Paper IX]. For quantization performance, linearity is insigniﬁcant. Therefore, in the
design of all quantizers, gain and noise performance are optimized trading off linearity. Area
savings from reduced linearization circuitry also drives down production cost and offer greater
commercialization advantages.
4.2 Proposed UWB Variable-Gain Single-Ended Quantizer
This section presents a novel variable-gain single-bit UWB quantizer suitable for baseband
receiver front-end fabricated in 90 nm CMOS technology. By avoiding high frequency sampling
clock, power consumption is only 4.8 mW making the proposed quantizer suitable for low-power
wireless communications. The prototype chip is tested and measurement results are provided.
The quantizer topology is proposed in Fig. 4.2. It consists of a threshold circuit, cascaded
ampliﬁer stages with ﬁxed gains in combination with variable gain stages. The input signal is
added with the threshold voltage providing controllable quantization voltage levels for input
signal thresholding. Therefore, the DC needs to go through amplifying stages preventing from
using of any architecture that is AC-coupled.
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Figure 4.2: The architecture of the proposed variable-gain single-bit UWB quantizer.
4.2.1 Amplifying Stages
A quantizer with programmable gain may be preferred in order to control the RF power to an
optimum level since received signals can have a large range of amplitude variations depending
on the instantaneous signal strength. A simple digital inverter with resistive feedback is used as
wideband ampliﬁer. The inverter structure is chosen in this design since its output voltage swings
from VDD to ground unlike other ampliﬁers that never quite reach the supply level. In addition,
the static power dissipation of the CMOS inverter is practically zero. Without employing resistive
feedback, ampliﬁer bandwidth is mainly determined by RC time constants of every node. In
CMOS technology, severe parasitic capacitance deteriorates bandwidth signiﬁcantly. The adding
of feedback resistance increases the output pole to higher frequency hence extends the bandwidth.
However, there is a trade-off between the gain and the bandwidth of the ampliﬁer. For increased
bandwidth, stage gain is sacriﬁced for strong feedback. Wider bandwidth is obtained at the
expense of lower gain per stage by using low values of feedback resistance Rf. In order to
recover gain, a cascade of twelve inverters is used as demonstrated in Fig. 4.3. From another
point of view, to reduce jitter, the ratio of the PMOS width to the NMOS width, Wp/Wn that
brings the inverter switching point close to VDD/2 should be chosen. However, a very large value
leads to a large input capacitance and hinders high-speed operation. Shortest propagation delay
is expected to result from 1.5 < Wp/Wn < 2 [46]. In this design, Rf ≈ 7.8 kΩ and Wp/Wn = 3
were optimized in favour of wide bandwidth and low jitter, respectively.
Considering the inter-stage small-signal model, the transfer function can be expressed as [47]
Vout
Vin
=
−GmRT
1 + sCTRT
(4.1)
where RT denotes Rf1||Rf2 ≈ 3.9 kΩ and CT represent C1 + C2. Rf1/Rf2 and C1/C2 denote
equivalent resistors and capacitors contributed by previous and next stages, respectively.
4.2.2 Variable Gain Stages
Several circuit topologies for variable gain ampliﬁers have been proposed in the literature. Most
conventional CMOS variable gain ampliﬁers employ multistage architecture and combine several
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Figure 4.3: (a) Resistive-feedback inverter stages. (b) Equivalent inter-stage small-signal model.
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Figure 4.4: The variable gain stages.
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Figure 4.5: The threshold circuit of the quantizer.
gain stages with a gain control circuit to satisfy the speciﬁcations of radio communications.
Generally, variable gain is realized by changing the gain transfer function of an ampliﬁer
according to a gain control signal. This can be obtained by current steering, controlling the
feedback or bias current. A convenient way to add programmable gain is to control the feedback
loop as exploited in Fig. 4.4. Binary control signals are provided by switching on one or more of
these feedback connections. Again, we are exploring the simple inverter for large bandwidth
combined with suitable different sized feedback transistors.
4.2.3 Threshold Circuit
The threshold circuit is depicted in Fig. 4.5. In order to reduce noise, a threshold current, Ith is
used as input. Ith is then converted into a suitable threshold voltage, Vth by a simple I-V converter
followed by a unity-gain op-amp. The I-V converter acts as a linear circuit with transfer ratio
k = Vth/Ith. By changing Vb, the tail current of the unity-gain op-amp, driving strength can be
changed in the mixing node as well as changing the corner frequency of the ﬁrst-order high-pass
ﬁlter constituted by the input coupling capacitor and the equivalent transconductance of the
threshold driving circuit. Fig. 4.6 shows the post-layout simulation of the low-frequency gain
response corresponding to different Vb settings. When Vb is set between 350 mV and 450 mV,
the -3 dB bandwidth toward the lower end of the frequency band can be tuned to 10 MHz.
4.2.4 Measurement Results
The quantizer was fabricated in TSMC 90 nm [Paper IV] CMOS. Circuit design at high fre-
quencies involves more detailed design than at lower frequencies when the effect of parasitic
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Figure 4.6: The simulated low-frequency gain response at different Vb settings.
capacitances and inductances can impose serious constrains on performance. Thus, all compo-
nents excluding decoupling capacitors are RF models provided by TSMC. A Rohde & Schwarz
ZVB20 vector network analyzer has been used for S-parameters measurement of the quantizer
while the NF was measured by gain method using a Rohde & Schwarz FSQ26 signal analyzer.
Fig. 4.7 shows the die microphotograph of the proposed quantizer. By avoiding the use of
broadbanding techniques such as peaking inductors as exploited in [47] [48], the proposed
quantizer only occupies a die area of 0.25×0.17 mm2. For measurement, fabricated dies were
bonded directly to Rogers PCBs to avoid the inductive load of the package and to avoid long
bond wires. The measurement setup for the quantizer is shown in Fig. 4.8.
The input of the quantizer is matched to 50 Ω for measurement purpose. Input RF interface
was connected to a SMA connector. Adopted 50 Ω transmission line, the RF signal path was
carefully designed and isolated. The transmission line is located as close as possible to the high
frequency input pad to reduce the length of bond wire as well as the parasitic series inductance.
The input is DC isolated using an on-chip capacitor. The output of the quantizer was measured
by means of on-chip probing. The probe pads were designed for ground-signal-ground (GSG)
probes with 100 μm pitch. The measured input return loss is plotted in Fig. 4.9. For most desired
frequencies, the input return loss is less than -10 dB indicating that the reﬂection coefﬁcient is
less than 0.3 over the bandwidth from 10 MHz to 2.7 GHz.
Fig. 4.10 illustrates the measured and simulated gain of the quantizer in the highest gain
mode. The measured results are in good agreement with the simulated ones. A high gain of
approximately 33 dB over the -3 dB bandwidth of 10 MHz–2.7 GHz, is demonstrated. Further-
more, by tuning on/off the MOSFETs in the feedback loop, a gain tuning range of 10 dB is
obtained with insigniﬁcant increase of the noise ﬁgure. At frequencies beyond 2.7 GHz, the
measured gain response differs from the simulated one. This is probably due to bond wire
inductances combined with parasitic capacitances limiting the bandwidth as well as changing the
high-frequency impedance matching. The quantizer’s bandwidth can be extended to FCC band
by applying suitable bandwidth enhancement techniques. These techniques utilize inductors
trading off bandwidth versus large chip area and power consumption. The phase response of the
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Figure 4.7: The die microphotograph (a) and the layout (b) of the proposed single-ended quantizer.
Figure 4.8: The measurement setup for single-ended quantizer.
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Figure 4.9: The measured input return loss of the quantizer.
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Figure 4.10: The measured and simulated gain response at Vb = 420 mV.
quantizer is plotted in Fig. 4.11. The gain-crossover frequency of the quantizer is 6.2 GHz while
the phase at that frequency is around 80◦. This leads to a phase margin of approximately 260◦,
thus the quantizer should be unconditionally stable.
The noise performance is also measured at various gain settings. It reveals that the NF is
between 7 dB and 10 dB. Fig. 4.12 demonstrates the measured performances of the quantizer
when a 2 GHz and sinusoidal signals are applied at the input for some threshold levels. The
threshold level is tuned by programming a microcontroller connected to a digital-to-analog
converter (DAC). Therefore, the quantizer threshold can be varied by varying the DAC values.
Even for small input signal, a binary value should appear at the output. The input signal can have
a minimum amplitude of 45 mV peak to peak. The output is seen by an Agilent Inﬁniium 54855A
oscilloscope. When the threshold current, Ith is equal or greater than 95.87 μA, the threshold
is set below the input signal. As a result, the output of the quantizer is always at high level.
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Figure 4.11: The measured and simulated phase response at Vb = 420 mV.
Table 4.1: Comparison with the previous published variable gain ampliﬁers
Ref. CMOS tech. Die area Power cons. Gain -3 dB BW NF
(mm2) (mW) (dB) (GHz) (dB)
[49] 90 nm 0.01 2.5 -10–50 2.2 17–30
[50] 0.18 μm 0.7 40 -16–34 2 N/A
[51] 0.18 μm 0.42 20.5 -39–55 0.9 6.8
[52] 0.18 μm 0.7 41.4 10–22 0.8 4.2–6
[53] 90 nm 0.36 32.5 0–45 0.5 16
This work 90 nm 0.04 4.8 23–33 2.7 7–10
Conversely, when Ith is equal or smaller than 4.67 μA corresponding to the threshold is above
the input signal, the output is always at low level. When the threshold current is somewhere
between those two values, the input signal is quantized as can be seen in the ﬁgure. For a
45 mV peak-to-peak input signal, measurement results reveal that the range of the threshold
current is approximately 90 μA. As required, even minor signal perturbations are quantized.
At 3 GHz, the minimum input signal that the quantizer can detect is 110 mV peak to peak as
illustrated in Fig. 4.13. The quantizer draws a current of approximately 4 mA from a 1.2 V
supply voltage. Table 4.1 summarizes the performance of the quantizer and compares it to other
published designs in silicon. The VGA in [49] was implemented using four-stage modiﬁed
Cherry-Hopper ampliﬁer. The dual feedback DC-offset cancelling network not only corrects DC
offset but also extends the bandwidth. However, this yields a high noise ﬁgure. The cascaded
VGA in [51] utilizes an exponential gain control function based on bipolar transistors and a
control signal converter. As a result, the gain can vary for a very wide range of 94 dB. In [52]
the gain tunability is obtained by means of current steering and negative gm-cell tuning. The
VGA in [53] integrated with a received signal strength indicator function achieves a wide tuning
range as well as high linearity trading off noise ﬁgure.
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Figure 4.12: The measured performance of the quantizer with a 2 GHz-sinusoidal input signal.
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Figure 4.13: The measured performance of the quantizer with a 3 GHz-sinusoidal input signal.
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Figure 4.14: The structure of the proposed quantizer.
4.2.5 Summary
An inductorless variable-gain UWB single-bit quantizer targeted for IR-UWB baseband receiver
front-end has been presented [Paper IV]. The measurements demonstrate the validity of the
proposed design approach. The quantizer achieves a ﬂat gain over the -3 dB bandwidth of
2.7 GHz. Measurement results show a gain variation range of 10 dB with a maximum gain of
33 dB while the NF is from 7 dB to 10 dB. The sensitivity is 45 mV at 2 GHz and 110 mV at
3 GHz. The sensitivity here is deﬁned as the weakest pulse signal level that can be detected by
the quantizer. The quantizer occupies a die area of 0.25×0.17 mm2. It is compact and can be
fully integrated without any external clock reference.
4.3 Proposed 3.1–10.6 GHz Single-Ended Quantizer
In this section, a novel continuous-time CMOS quantizer whose -3 dB bandwidth covering
the entire FCC UWB spectrum from 3.1 GHz to 10.6 GHz is presented. The quantizer is an
area-efﬁcient, single-inductor solution designed for TSMC 90 nm CMOS technology. The
proposed quantizer circuit is shown in Fig. 4.14 [Paper IX]. It consists of cascaded ampliﬁer
stages with an input LC resonator for extended bandwidth. The threshold voltage, Vth is added
with the input signal at the ampliﬁer input. Again, for improved noise performance, the threshold
voltage is set by a current, Ith and is converted to a suitable threshold voltage level matching the
build-in inverter threshold.
A simple digital inverter with resistive feedback is used for each ampliﬁer stage. However,
using resistive feedback is the simplest type of broadbanding. It is also the most inefﬁcient: lower
gain, lower output power and degraded noise ﬁgure [54]. In order to extend the bandwidth, con-
ventional multiple inductive-series peaking technique is employed in [47], which is demonstrated
in Fig. 4.15a. In this architecture, inductors are deployed between each ampliﬁer. Together
with parasitic capacitances, a third-order LC-ladder ﬁlter is giving an impedance transformation
network [55] [56]. Another structure with some improvement is introduced in [48] and depicted
in Fig. 4.15b. By locating a peaking inductor at the gate of NMOS of each inverter stage, the
-3 dB roll-off frequency can be boosted to higher frequencies. However, using peaking inductor
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Figure 4.15: (a) Conventional multiple inductive-series peaking technique. (b) Splitting-load inductive
peaking technique.
for bandwidth extension in each gain stage is area demanding.
In this design, a novel structure for the wideband ampliﬁer is proposed. Instead of using
multiple peaking inductors, a resonant peak at the ampliﬁer corner frequency can ’pull up’ the
gain, thus extending the bandwidth signiﬁcantly as shown in Fig. 4.16. Thus, only a single,
small inductor (0.7 nH) is used for the LC resonator regardless of the number of ampliﬁer stages.
The LC resonator also acts as a high-pass ﬁlter at the input, shifting the bandwidth to higher
frequencies suitable for the FCC approved UWB spectrum. Table 4.2 gives a comparison of
several reported designs. The proposed ampliﬁer architecture is shown in Fig. 4.17 [Paper VIII].
Since the LC resonator produces very low impedance at the input, a buffer is required to drive the
source with negligible signal loss. A source follower conﬁguration is proposed for this purpose.
A current mirror supplies the bias current for the source-follower. Although the DC level of the
output voltage is somewhat below the DC level of the input voltage, ideally the small-signal
voltage gain is close to unity. By changing Vbias and Ibias, the high input impedance and moderate
output impedance of the buffer can be tunable.
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Figure 4.16: Bandwidth comparison among the designs.
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Figure 4.17: The proposed high-gain UWB ampliﬁer.
Table 4.2: Comparison with previous published UWB ampliﬁers
Ref. CMOS tech. Die area Power cons. Gain -3 dB BW No. of No. of
(mm2) (mW) (dB) (GHz) stages inductors
[47] 0.18 μm 0.14 70 61 DC–7.2 5 8
[48] 0.13 μm 0.34 9.1 13.2 DC–11.5 3 3
This work 90 nm 0.12 25.1 70 3.1–10.6 12 1
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Figure 4.18: The quantizer layout: 0.38×0.32 mm2.
4.3.1 Post-Layout Simulation Results
Post-layout simulation results of the quantizer for TSMC 90 nm CMOS technology is achieved
using the Cadence design environment. All components used for simulation are RF models
provided by TSMC. The proposed quantizer occupies a die area of 0.38×0.32 mm2 as shown in
Fig. 4.18.
The performance of the source-follower buffer is demonstrated in Fig. 4.19. As shown in the
ﬁgure, the attenuation is negligible while maintaining a ﬂat frequency response throughout the
desired frequency range between 3.1 GHz and 10.6 GHz. This ensures the efﬁcient use of the
source-follower buffer at the input. The input impedance of the ampliﬁer is designed for matching
to 50 Ω. Fig. 4.20 and Fig. 4.21 show the simulated input return loss and voltage standing wave
ratio, respectively. As depicted in these ﬁgures, the ampliﬁer presents good input matching
better than -18 dB over the entire UWB spectrum while the VSWR is less than 1.6 indicating
that the reﬂection coefﬁcient is less than 0.2 across the desired frequency range. Fig. 4.22
plots the performance of the threshold tuning circuit. The threshold voltage changes linearly
with the applied input current when varying from zero to 100 μA. Then it becomes saturated
as the current continues increasing. The range for threshold voltage, Vth, is between GND and
800 mV. Simulation results also show that the operating point of the quantizer is around 520 mV
so the threshold level is from -520 mV to 380 mV. Fig. 4.23 shows the frequency response
of the quantizer. A high gain of approximately 70 dB throughout the entire UWB spectrum,
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Figure 4.19: The simulated frequency response of the source-follower buffer.
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Figure 4.20: The simulated input return loss of the ampliﬁer.
3 4 5 6 7 8 9 10 11
0.8
1
1.2
1.4
1.6
1.8
2
2.2
Freq. [GHz]
VS
W
R
Figure 4.21: The simulated input VSWR of the ampliﬁer.
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Figure 4.22: The simulated performance of the threshold circuit.
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Figure 4.23: The simulated frequency response of the quantizer.
3.1 GHz–10.6 GHz, is demonstrated.
The Rollett’s stability factor is calculated over the frequency band 3.1 GHz–10.6 GHz by
equation (4.2). Since its value is always greater than unity, the circuit claims unconditional
stability.
K =
1 + |S11S22 − S12S21|2 − |S11|2 − |S22|2
2 |S12S21| (4.2)
Fig. 4.24 gives the performance of the quantizer when a sinusoidal signal is applied at the
input for some threshold levels. The input signal has the amplitude of 2.5 mV, frequency of
5 GHz. The threshold voltage is swept with the step size of 100 μV. As required, even minor
signal perturbations are quantized.
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Figure 4.24: The simulated performance of the proposed 3.1–10.6 GHz quantizer.
4.3.2 Summary
We have proposed a continuous-time, UWB quantizer with tunable threshold level and high
gain suitable for FCC UWB applications [Paper IX]. The proposed quantizer achieves a -3 dB
bandwidth covering the entire FCC UWB spectrum from 3.1 GHz to 10.6 GHz with a very high
gain of approximately 70 dB. The quantizer is intended for CTBV architectures with low-power
operation. Area-efﬁciency is good using only one inductor.
4.4 Proposed UWB Fully-Differential Quantizer
A differential approach is usually preferred to a single-ended due to improved common-mode
noise performance, rejection to parasitic couplings and increased dynamic range.
4.4.1 Bandwidth Enhancement Techniques
Although CMOS is viable for system-on-chip solutions, its parasitics limit the performance of
broadband ampliﬁers and motivate the use of bandwidth extension techniques. In this section,
some bandwidth enhancement techniques based on inductive peakings will be introduced. Three
major types of inductive peaking techniques include shunt peaking, series peaking and T-
coil peaking. They use inductors to trade off bandwidth versus peaking in the magnitude
response [57] [58] [Paper VII].
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Figure 4.25: (a) A common-source ampliﬁer with shunt peaking. (b) Equivalent small-signal model.
Shunt peaking
Fig. 4.25 shows a common-source ampliﬁer with shunt peaking. The gain of a purely resistively
loaded common-source ampliﬁer is proportional to gmR. When a capacitive load is added, the
gain eventually falls off as frequency increases due to the capacitor’s impedance diminishes. The
capacitor C is taken to represent all the loading on the output node, including the drain parasitic
capacitance and the input capacitance of the next stage. The addition of an inductor in series
with the load resistor provides an impedance component that increases with frequency. This also
helps offset the decreasing impedance of the capacitor, leaving a net impedance that remains
roughly constant over a broader frequency range. An equivalent time-domain interpretation
may be provided by considering the step response. The inductor delays current ﬂowing through
the branch containing the resistor, making more current available for charging the capacitor,
reducing the rise-time, thus extend the bandwidth. The transfer function of the shunt inductive
peaking circuit is
Z(s) =
Vout
Iin
=
R + sL
1 + sRC + s2LC
(4.3)
Introducing a factor m, deﬁned as the ratio of the RC and time constants L/R
m =
RC
L/R
=
R2C
L
(4.4)
As can be seen, the inductor introduces a zero in Z(s) that increases the impedance with
frequency compensating the decreasing impedance of the capacitor C. The addition of a zero
improves the bandwidth but also peaks the response. Fig. 4.26 shows the bandwidth improvement
with several values of the inductor. For ideal components, the maximized bandwidth occurs at a
value of m =
√
2 ≈ 1.41, which extends the bandwidth to a value about 1.85 times as large as
the uncompensated bandwidth. Besides, a maximum ﬂat gain is achieved form = 1+
√
2 ≈ 2.41
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Figure 4.26: Bandwidth improvement with shunt peaking.
although the bandwidth extension ratio (BWER) is reduced to 1.72 [59]. However, for the real
RF components provided by TSMC on 90 nm low-power process, simulation results show that
m = 1.1 give the maximum BWER of 1.7 with no peaking. Shunt peaking technique was widely
employed in many designs such as [60] - [62].
Series peaking
Series peaking is a bandwidth extension technique in which the parasitic capacitors C1 and C2
are separated by an inductor as depicted in Fig. 4.27. A series inductor L across R and C is used
to create a series peaking in the frequency response. The series inductor creates a second-order
RLC resonant circuit with a resonance frequency w0 = 1/
√
LC. The transfer function of the
series inductive peaking circuit is
Z(s) =
Vout
Iin
=
R
1 + sRC + s2LC
(4.5)
where m as deﬁned above determines the pole locations and the overdamped response of the
ampliﬁer. As the value of m increases poles become complex conjugate and travel along the real
axis towards the jw axis. The circuits with more than two reactance components have more than
one resonance mode. A multi-resonance circuit can be utilized to cover a wider frequency range
than a single resonance circuit. For this reason, the resonance frequencies should be chosen
properly to optimize the bandwidth of interest [63]. By series inductive peaking, the bandwidth
is further increased as demonstrated in Fig. 4.28. Inductive series peaking technique was utilized
in [64] [65].
T-coil peaking
A bandwidth extension method that offers a greater BWER is a combination of shunt and double
series peaking called T-coil peaking. In this technique the parasitic capacitors of the transistors
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Figure 4.27: (a) A common-source ampliﬁer with series peaking. (b) Equivalent small-signal model.
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Figure 4.28: Bandwidth improvement with series peaking.
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Figure 4.29: (a) A common-source ampliﬁer with T-coil peaking. (b) Equivalent small-signal model.
and inherent mutual inductance of the inductors are taken as a part of the design. A common-
source ampliﬁer with T-coil peaking is shown in Fig. 4.29. The mutual coupling, M forms a third
inductor L3. The magnetic coupling coefﬁcient, km = M/
√
L1L2 between L1 and L2 can be
exploited to modify the bandwidth extension. The ﬂow of current into the load resistor continues
to be deferred by the action of L1. In addition, the inductor L2 delays the diversion of current
into the rest of the network. Some time after the drain voltage has risen signiﬁcantly, the voltage
across the load capacitance begins to rise as current ﬁnally starts to ﬂow through L3. Hence,
such a network charges the capacitances serially in time rather than in parallel. The trade-off is
an increased delay in exchange for the improved bandwidth [59].
The factor m1, m2 are deﬁned as follows: m1 = R2C/L1, m2 = R2C/L2. Fig. 4.30
plots bandwidth improvements for various values of the T-coil. T-coil peaking technique was
successfully applied in [63] [66] - [68].
4.4.2 Proposed Quantizer
The proposed quantizer is shown in Fig. 4.31 [Paper VII]. For a differential quantizer, the
differential threshold voltages are achieved by using an inverting ampliﬁer with unity gain as
shown in the ﬁgure. The core of the quantizer is a UWB high-gain differential ampliﬁer. A
very high gain is required for high input sensitivity quantization, thus a very small signal can be
detected. Due to the gain-bandwidth trade-off, wider bandwidth is achieved at the expense of
lower gain per stage. In order to recover the gain, a cascade of six differential ampliﬁers is used as
shown in Fig. 4.32. For bandwidth enhancement, the T-coil peaking and shunt peaking are chosen
in this design. T-coil peaking technique gives the largest bandwidth extension factor among
the aforementioned techniques while the shunt peaking can provide optimal group delay. The
T-coil peaking is applied for the ﬁrst amplifying stage to form the desired bandwidth. Bandwidth
is extended signiﬁcantly with a trade-off in creating a peaking in the frequency response. The
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Figure 4.30: Bandwidth improvement with T-coil peaking.
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Figure 4.31: The proposed differential quantizer.
peaking is designed to be located at the roll-off frequency band of the next three amplifying
stages. As the result, the peaking will be suppressed without an additional bridge-capacitor as
exploited in [57]. A shunt peaking using a center-tap inductor is applied for the ﬁfth amplifying
stage to further extend the bandwidth as well as obtain a ﬂat gain response. The T-coil and the
center-tap inductor are designed and optimized by Advanced Design System 2009 (ADS2009).
The two top metal layers are used to increase the series inductance of the inductor. The S-
parameters were extracted from electromagnetic ﬁeld simulation and then imported into Cadence
for post-layout simulation. The stacked structure is proposed for the T-coil to provide the best
area efﬁciency, the highest self-inductance and the highest coupling, km = 0.9. Both T-coil and
center-tap inductor have metal width of 10 μm, metal spacing of 2 μm and inner radius of 30 μm.
They achieve the inductances of approximately 9.5 nH and a peak quality factor of 5 over the
designed bandwidth of 0–5 GHz. The output amplifying stage of the differential quantizer is a
fully-differential folded cascode ampliﬁer with a high gain of more than 20 dB and fast settling
response. The folded cascode with the pMOS input pair limits the lower voltage swing allowing
the upper voltage swing can reach VDD. The gain of this folded cascode differential ampliﬁer
can be tunable by changing the tail current as well as changing the current ’folded’ up through
the load resistors. Each output of the quantizer is buffered by cascaded inverters.
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Figure 4.32: The proposed high-gain, ultra-wideband differential ampliﬁer.
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Figure 4.33: The simulated gain response of the differential ampliﬁer.
4.4.3 Post-Layout Simulation Results
Post-layout simulation results of the quantizer for TSMC 90 nm CMOS technology is achieved
using the Cadence design environment. All components used for simulation are RF models
provided by TSMC. Fig. 4.33 shows the gain response of the differential ampliﬁer. A high
differential gain of approximately 70 dB over the -3 dB bandwidth from near DC to 5 GHz, is
demonstrated. The bandwidth is improved by 2.5 times the uncompensated bandwidth. Table 4.3
gives a comparison of some reported designs. In [71] distributed architecture is employed to
extend the bandwidth trading off against increases in die area and power dissipation. Transformers
are used in [72] as passive matching circuits combined with neutralization technique allowing
this ﬁlter suitable for W-band applications.
Fig. 4.34 gives the performance of the quantizer when differential sinusoidal signals are
applied at the input for some threshold levels. The input signals have the amplitude of 1 mV
peak to peak, frequency of 4 GHz. The differential threshold voltages are swept with the step
size of 100 μV. Swept threshold can be used when the received signal is signiﬁcantly above
the noise ﬂoor. With a high threshold, the signal pulse width can vary depending on where
the threshold will hit the incoming signal and hence can have shorter pulses into the system.
Stochastic resonance technique [5] can be used when the received strength is very weak and
almost buried in the noise ﬂoor. The threshold can be set to the signal average value so that the
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Table 4.3: Comparison with previous published differential amplifers
Ref. CMOS Power Topology Gain -3 dB Unity-gain No. of
tech. cons. BW BW stages
(mW) (dB) (GHz) (GHz)
[69] 0.18 μm 3.8 Diff. folded cascode 63.12 – 2 1
[70] 65 nm 10.17 Diff. 84 – 0.2 3
[71] 0.6 μm 216 Diff. distributed 5.5 – 8.5 4
[72] 90 nm 94 Diff. 11 93–104 – 6
This work 90 nm 33.5 Diff. + folded cascode 70 0–5 11.8 6
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Figure 4.34: The simulated performance of the proposed differential quantizer when the differential
threshold voltages are swept.
weak signals are ampliﬁed above the noise ﬂoor and are detected.
4.4.4 Summary
We have presented an ultra-wideband, differential, single-bit quantizer intended for IR-UWB
applications [Paper VII]. The proposed quantizer is working in continuous-time for power-
efﬁcient IR-UWB implementations with a 5 GHz bandwidth and a very high differential gain
of approximately 70 dB while consuming 33.5 mW from a 1.2 V supply voltage. Coupled
inductors are explored for bandwidth extension and post-layout simulation results are provided.
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4.5 Proposed UWB Differential Quantizer Exploiting Noise
Cancellation
Since input signal from the antenna is usually single-ended, conversion to a differential signal
is required. Some designers use off-chip baluns to generate differential signals. However, the
external balun increases system cost and causes extra gain and NF degeneration of about 1 dB or
even more. To handle this problem, an on-chip active balun is employed to achieve single-end to
differential conversion. Using of an active balun can avoid the requirement of an off-chip passive
one for differential signaling in wireless receivers, leading to a low-cost and low-power chip
solution.
4.5.1 Active Balun Topologies
Several active balun topologies have been proposed in the literature. The simplest active
balun is a common source based stage with resistors at the drain and the source as depicted
in Fig. 4.35a. With the signal input to the gate, ideally the signal at the drain will be phase
shifted by 180◦ relative to the signal at the source. Besides, by properly choosing the value
of these resistors, the amplitude of the two outputs can be made equal. However, this circuit
becomes unsuitable for high frequency applications due to the parasitic elements associated
with the transistor. In particular, the gate-drain parasitic capacitance, Cgd seriously degrades the
performance at high frequencies since the input signal can feed through this capacitance directly
to the output. Two techniques that have better performance are the differential pair and the
cascaded common-gate/common-source (CG/CS) stage as shown in Fig. 4.35b and Fig. 4.35c,
respectively. Consisting of a differential pair stage with one of the two inputs grounded, the
RF signal applied to the other input, is capable of providing high gain and ideally split equally
between the output pair. In ideal conditions, it provides 180◦ phase shift between the two output
signals. An important advantage of differential operation over single-ended signaling is higher
immunity to noise. Another useful property is the increase in maximum achievable voltage
swings. However, the differential pair circuit ultimately has a similar frequency limitation as the
circuit in Fig. 4.35a by considering the parasitics in the half-equivalent circuit. In addition, as
reported in [73], the impedance of a non-ideal current source is not as high as required, resulting
in unequal signal distribution, thereby leading to imbalance in the differential output. A viable
solution may be active balun based on a parallel conﬁguration of CG and CS stages explored
in low noise ampliﬁers. It can simultaneously provide wideband input matching and relatively
low noise ﬁgure [74] [75]. It is desirable to have a low input reﬂection coefﬁcient so the input
power will not be reﬂected. Since the input impedance to the gate of a MOSFET is typically very
high, the reﬂection coefﬁcient to a CS stage or differential pair is generally poor. In contrast, the
input impedance to a CG stage is approximately 1/gm. Since the input impedance of the CG
stage is in parallel to the very high input impedance of the CS stage, the total input impedance is
approximately of that of CG stage. Therefore, an appropriate selection of device size and biasing
can provide 50 Ω input impedance, as desired.
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Figure 4.35: (a) CS-based balun, (b) Differential pair as balun, (c) Cascaded CG/CS balun.
4.5.2 Proposed Quantizer
The proposed quantizer exploits an active balun at the input to obtain single-ended to differential
conversion as well as to cancel the thermal noise of the input matching device as shown in
Fig. 4.36. The CG stage has a straightforward relation between its voltage gain AV,M1 and its
input impedance Rin,CG. The signal current ﬂowing through the load resistor RCG has to be equal
to the one ﬂowing at the input iin. Thus,
iin =
VY
RCG
=
vin.AV,M1
RCG
(4.6)
As a result, the input impedance of the CG stage can be expressed as
Rin,CG =
vin
iin
=
RCG
AV,M1
(4.7)
For an idea transistor, having inﬁnite output resistance, this is obvious. In that case the input
impedance can be written as Rin,CG = 1/gm1 and the gain equals AV,CG = gm1.RCG. However,
(4.6) and (4.7) are equally valid when the ﬁnite output resistance and body-effect of a real
transistor are taken into account.
For an impedance matching at the input, the input impedance of the CG stage should equal
the source resistance. Thus, the gain of the CG stage becomes:
AV,CG =
RCG
Rin,CG
=
RCG
RS
(4.8)
To create a balun, the gain of the CS stage should be equal to the gain of the CG stage in
amplitude, but has opposite sign, thus
AV,CS = −AV,CG = −RCG
RS
(4.9)
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Figure 4.36: An active balun based on CG and CS stages (bias now shown).
Noise cancellation of matched devices can be achieved by noise inversion and subtraction.
The noise current of M1 which is modeled by the current source In,M1, ﬂows into node X but
out of node Y. This creates two fully correlated noise voltages at node X and Y with opposite
phases as depicted in Fig. 4.36. On the other hand, the signal voltages at nodes X and Y are
in phase. The difference in sign for noise and signal makes it possible to cancel the noise of
the matching device while simultaneously adding the signal contributions constructively. By
properly designing gm1 and gm2, the noise contributed by M1 can be cancelled at the output by
subtraction. The condition for complete noise cancellation is derived as:
gm1.RCG = gm2.RCS (4.10)
When the input is matched, the NF can be calculated by the following equation:
NF = 1 +
RS
RCG
+ γ
RCS
RCG
+
RS.RCS
R2CG
(4.11)
where RS is source impedance, γ is the excess noise coefﬁcient. The gain required for noise
cancellation equals the gain required to obtain balun operation, leading to the conclusion that
simultaneous balancing and noise cancellation of the impedance matching device is possible.
Besides, the same mechanism leading to cancellation of the output noise due to the matching
device can also be exploited to cancel its distortion components as derived in [76]. As a result,
not only the noise of the CG stage is cancelled but also its nonlinearity. However, since the
parallel conﬁguration of the CG and CS stages can be considered as a two-stage circuit, it
consumes more power compared to single-stage circuit. The power consumption can be reduced
by sharing the same bias current for the CG and CS stages as exploited in [77].
The proposed quantizer is shown in Fig. 4.37 where the ﬁrst stage is an active balun. Transis-
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Figure 4.37: The proposed continuous-time differential single-bit quantizer.
tors M5 and M6 perform gain variation by means of current steering. The goal is to compensate
for amplitude mismatch of the differential signals at the output of the active balun. The current
steering technique is favourable especially for low-noise ampliﬁers as the noise generated by
the gain-control transistors has a relatively low effect on the overall NF compared to other
approaches. When the gate of M5/M6 is connected to a lower voltage, the transconductance
of M3/M4 is reduced as a result of smaller current, thus leading to a lower gain. Due to the
gain-bandwidth trade-off, wider bandwidth is achieved at the expense of lower gain per stage.
In order to recover gain, a cascade of twelve fully-differential ampliﬁers is employed after the
balun. The threshold voltages are added with the differential signals at the ampliﬁers’ inputs
providing controllable quantization voltage levels for input signal thresholding. The outputs of
the quantizer are buffered by cascaded inverters.
4.5.3 Measurement Results
In order to verify the performance of the differential quantizer, a chip prototype was implemented
in 90 nm CMOS provided by TSMC [Paper III]. The quantizer core occupies a die area of
0.68×0.14 mm2 as shown in Fig. 4.38. For measurement, fabricated dies were bonded directly
to Rogers PCBs to avoid the inductive load of a package and to avoid long bond wires. Input
RF interface was connected to a SMA connector. Adopted 50 Ω transmission line, the RF
signal path was carefully designed and isolated. The transmission line is located as close as
possible to the high frequency input pad to reduce the length of bond wire as well as the parasitic
series inductance. The outputs of the balun and differential quantizer were measured by means
of on-chip probing. The probe pads were designed for ground-signal-ground-signal-ground
(GSGSG) dual-signal probes with 100 μm pitch. Measurements were performanced with a
LeCroy Wavemaster 830Zi oscilloscope, a Rohde & Schwarz FSQ26 signal analyzer and a
Signatone WL-170-6 Wavelink RF probe station. The measurement setup for the quantizer is
shown in Fig. 4.39.
Measurement results of the active balun show that the gain imbalance remains within ± 1 dB
from 250 MHz to 7 GHz and the phase imbalance is within ± 5◦ between 200 MHz and 5 GHz
as plotted in Fig. 4.40. Fig. 4.41 shows the gain response of the differential quantizer. It obtains
a differential peak gain of 35 dB around 1 GHz while the -3 dB bandwidth is from 100 MHz to
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Figure 4.38: The die microphotograph (a) and the layout (b) of the proposed differential quantizer.
Figure 4.39: The measurement setup for the differential quantizer.
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Figure 4.40: The measured gain imbalance and phase imbalance of the balun.
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Figure 4.41: The measured and simulated differential gain response of the proposed quantizer.
Table 4.4: Comparison with previous published single-bit comparators
Ref. CMOS tech. Die area Power cons. Sensitivity
mm2 (mW) (mV)
[43] 0.11 μm 0.08 37* –
[44] 0.12 μm 0.48 2.65* 29.4@5 GHz
[45] 65 nm 0.16 1.3* 27.2@5 GHz
[78] 90 nm 0.04 4.8 45@2 GHz
This work 90 nm 0.09 13.1 40@2 GHz
* w/o clock
2.5 GHz. At frequencies beyond 3 GHz, the measured gain response differs from the simulated
one. This is probably due to bond wire inductances combined with parasitic capacitances limiting
the bandwidth as well as changing the high-frequency impedance matching. Fig. 4.42 gives the
performance of the quantizer when a sinusoidal signal is applied at the input for some threshold
levels. At 2 GHz the quantizer can detect a signal with minimum amplitude of 40 mV peak to
peak. The differential threshold voltages are swept with the step size of 10 mV. The quantizer
consumes 13.1 mW from a 1.2 V supply voltage. Table 4.4 compares the proposed quantizer
to previous published single-bit comparators/quantizers in CMOS. In [43], a 10 GHz 3-stage
comparator in 1.2 V 0.11 μm CMOS is presented and is designed to extract every 4th bit of a 40
Gb/s data stream. A bit error rate less than 10−12 for 1 V peak to peak at the input is achieved.
The comparator in [44] reaches a sensitivity of 29.4 mV at 5 GHz. In [45], a comparator with
similar circuit structure as used in [44] is described. It obtains a sensitivity of 15 mV at 3 GHz
and 27.2 mV at 5 GHz. Again, the sensitivity here is deﬁned as the weakest pulse signal level
that can be detected by the comparators.
4.6. CONCLUSION 67
Vo
lta
ge
 [V
]
0 0.5 1 1.5 2 2.5 3 3.5 4
−1
0
1
Time [ns]
−1
0
1
−1
0
1
−1
0
1
−1
0
1
Vth  = 635mV, Vth  = 615mV+ -
Vth  = 645mV, Vth  = 605mV+ -
Vth  = 625mV, Vth  = 625mV+ -
Vth  = 615mV, Vth  = 635mV+ -
Vth  = 605mV, Vth  = 645mV+ -
Figure 4.42: The measured performance of the proposed differential quantizer when the differential
threshold voltages are swept.
4.5.4 Summary
We have proposed a power-efﬁcient continuous-time differential single-bit quantizer intended
for IR-UWB receivers [Paper III]. It exploits an input active balun to obtain single-ended to
differential conversion. The quantizer prototype was fabricated in 90 nm CMOS and occupies a
chip area of 0.09 mm2. The proposed quantizer achieves a -3 dB bandwidth of 2.4 GHz with
a high differential gain of 35 dB and a sensitivity of 40 mV at 2 GHz. Power consumption is
13.1 mW from a 1.2 V supply voltage. The quantizer is compact and can be fully integrated
without any external clock reference.
4.6 Conclusion
A different approach for IR-UWB radio named Continuous-Time Binary-Value (CTBV) signal
processing have been proposed. By avoiding clocks, power efﬁcient solutions are feasible in
standard CMOS. In this chapter, four different single-bit quantizers have been demonstrated in
90 nm CMOS [Paper III][Paper IV][Paper VII][Paper IX]. By exploiting the relaxed linearity
requirement, other critical parameters such as gain and noise can be improved signiﬁcantly. The
advantages of analog thresholding using single-bit quantizer are as follow. Firstly, it is best
suited for receivers with low SNR. Secondly, optimal threshold value can be estimated using
different options such as swept thresholding or stochastic resonance.
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Chapter 5
UWB LOW NOISE AMPLIFIERS AND
MIXERS
5.1 Low Noise Ampliﬁers
5.1.1 Introduction
One of the major challenges in designing a wideband communication system is the design
of a wideband low noise ampliﬁer (LNA). The LNA serves as the ﬁrst active building block
of the wireless receiver. It ampliﬁes the incoming signal without adding much noise and
distortion. The noise performance of the LNA signiﬁcantly inﬂuences the overall system noise
performance. Furthermore, the LNA must provide wideband on-chip input matching to a 50 Ω
antenna, some ﬁltering of out-of-band interferers and good linearity while consuming low power.
The wideband LNA designs can be classiﬁed as distributed ampliﬁers (DAs), resistive/reactive
feedback ampliﬁers, BPF-based amplifers and noise-cancelling ampliﬁers. Each topology
has distinct advantages and limitations. DAs utilize several parallel transistors and artiﬁcial
transmission lines to periodically combine the gain of each stage on the output line [79] - [83].
The overall gains of DAs depend linearly on the number of stages. This topology offers wideband
characteristics, ﬂat gain and high linearity. However, CMOS DAs often tend to be power hungry
and consume large chip areas. Alternatively, the feedback ampliﬁer topology provides wideband
input matching and ﬂat gain. Among the feedback approaches, the resistive feedback is an
area-saving solution that proves to be appropriate for the implementation of the input matching
in the 3-5 GHz UWB band. Many variations of wideband resistive feedback LNAs have been
implemented [84] - [88]. A resistive feedback offers higher stability and gain bandwidth
enhancement. However, the noise performance is limited. Whereas, an UWB reactive feedback
implementation provides better noise performance and an increase in linearity trading increase of
die area [89] [90]. Another popular wideband topology of interest is the ﬁlter-based ampliﬁer that
utilize Butterworth or Chebyshev BPFs for the input impedance matching network [91] [92]. The
BPF-based topology incorporates the input impedance of the conventional narrowband cascode
ampliﬁer as a part of the ﬁlter. These ﬁlters have demonstrated excellent input impedance
matching, power consumption and gain across a wide frequency range [93]. However, the use of
70 CHAPTER 5. UWB LOW NOISE AMPLIFIERS AND MIXERS
the ﬁlter at the input required a number of additional reactive elements which inevitably resulted
in larger chip area when implemented on-chip or the additional external components. Besides,
the input ﬁlter insertion loss degrades the LNA’s NF. Noise cancelling is an effective approach
for achieving a low NF and an impedance matching simultaneously without the need for large
inductors or feedback. The feedforward noise-cancelling technique was proposed to break the
tradeoff between noise factor and input impedance matching [94] - [96]. In this section, we
propose a LNA exploring both low input impedance of common gate LNA and noise cancellation
technique to improve the performance of a UWB LNA [Paper II].
5.1.2 Noise
Noise is the random ﬂuctuation of electrical power that interferes with the desired signal. It
limits the minimum signal level that a circuit can process with acceptable quality. Especially,
integrated chip solutions using modern technology must treat noise because it trades with power
dissipation, speed and linearity. There are various noise sources, but probably the most common
are thermal noise and ﬂicker noise. These two noise have been taken into account in the design
of the proposed LNA in this chapter.
Thermal Noise
Thermal noise is a consequence of Brownian motion in which thermally agitated charge carrier
in a conductor constitutes a randomly varying current that gives rise to a random voltage [59].
Since the noise process is random, it is not possible to assign a particular voltage at a certain
time, thus a statistical approach has to be adopted to characterize the noise, such as the mean
square or root-mean-square values. For example, the mean-square open-circuit noise voltage
generated by a resistor R can be calculated as
e2n = 4kTRΔf (5.1)
where k is Boltzman constant (about 1.38× 10−23J/K), T is the absolute temperature in Kelvin
and Δf is the noise bandwidth in hertz. The dependence of thermal noise upon T suggests that
low-temperature operation can decrease the noise in analog circuit.
MOS transistors also exhibit thermal noise. The most signiﬁcant source is the noise generated
in the channel. In the triode region of operation particularly, noise is proportional to the resistance
value. Indeed, detailed theoretical considerations lead to the following expression for the drain
current noise of MOSFETs
i2nd = 4kTγgd0Δf (5.2)
where gd0 is the channel conductance for VDS = 0 and γ is a noise parameter. For long-channel
devices, γ equals to unity when the MOSFET operates in triode region and equals to 2/3 in the
saturation region. For short-channel devices, γ exceeds unity in saturation and may become
2-3 under some biasing conditions. The ohmic sections of a MOSFET also contribute thermal
noise. The gate, source and drain materials exhibit ﬁnite resistivity, thereby introducing noise.
For a relatively wide transistor, the source and drain resistance is typically negligible whereas
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the gate distributed resistance may become noticeable. The ﬂuctuating channel potential couples
capacitively into the gate terminal, leading to a noisy gate current. Although this noise is
negligible at low frequencies, it can dominate at radio frequencies. It is shown that the gate noise
may be expressed as
i2ng = 4kTδggΔf (5.3)
where δ is the gate noise coefﬁcient. For long-channel devices, δ equals to 4/3. The parameter gg
is
gg =
w2C2gs
5gd0
(5.4)
Flicker Noise
Flicker noise is a general term used to describe a family of effects which produce a 1/f spectrum.
1/f noise dominates the noise spectrum at low frequency in most conducting materials and a
wide variety of semiconductor devices. In semiconductor devices, 1/f noise is most prominent
in devices that are sensitive to surface phenomena. Hence, MOSFETs exhibit signiﬁcantly more
1/f noise than do bipolar devices. The sources of 1/f noise in MOS transistors are mainly by
the ﬂuctuations of the channel free carriers due to the random trapping and detrapping of charges
in the oxide traps near the Si and SiO2 interface.
The mean-square 1/f drain noise current is given by
i2n =
K
f
g2m
WLC2ox
Δf (5.5)
where K is a process-dependent constant on the order of 10−25V 2 F. The ﬂicker noise does not
depend on the bias current or the temperature. The inverse dependence of noise current on WL
suggests that to decrease 1/f noise, the device size must be increased. It is also experimentally
veriﬁed that PMOS devices exhibit less 1/f noise than NMOS transistors because the former
carry the holes in a "buried channel" [97].
Noise Factor, Noise Figure and Noise Temperature
A useful measure of the noise performance of a system is the noise factor, usually denoted as F.
The noise factor is deﬁned as
F ≡ total output noise power
output noise due to input source
(5.6)
where the source is at temperature of 290 K. The noise factor is a measure of the degradation
in signal-to-noise ratio that a system introduces. The larger the degradation is, the larger the
noise factor. If a system adds no noise of its own then the total output noise is due entirely to the
source and the noise factor is therefore unity. In addition to noise factor, other ﬁgures of merit
that often crop up in the literature are noise ﬁgure and noise temperature. The noise ﬁgure (NF)
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is simply the noise factor expressed in decibels.
NF = 10log10F (5.7)
Noise temperature, TN is an alternately way of expressing the effect of an ampliﬁer’s noise
contribution and is deﬁned as the increase in temperature required of the source resistance for
it to account for all of the output noise at the reference temperature Tref (which is 290 K). It is
related to the noise factor as follows
F = 1 +
TN
Tref
⇒ TN = Tref(F − 1) (5.8)
An ampliﬁer that adds no noise of its own has a noise temperature of zero Kelvin.
5.1.3 Input Architecture of LNAs
State-of-the-art CMOS UWB LNAs employ various techniques to simultaneously achieve
wideband gain and matching. In the following, some of the most popular wideband LNA
topologies in the literature are reviewed brieﬂy, high-lighting advantages and drawbacks within
the actual UWB systems [98].
Common Source LNA with Resistive Termination
In this technique, a 50 Ω resistor is placed in parallel with the input and the capacitive part of the
input impedance is cancelled by an external inductor to provide 50 Ω input impedance as shown
in Fig. 5.1. However, this termination resistor generates noise. The noise factor of the circuit can
be calculated as
F =
V 2n,Out
V 2n,Rs
=
V 2n,Rs + V
2
n,Rp + V
2
n,M1
V 2n,Rs
≈ 4kT (RS//RP)Δf.g
2
mR
2
D + i
2
ndR
2
D
4kTRSΔf.1/4g2mR
2
D
(5.9)
where V 2n,Out represents the total output noise; V
2
n,Rs, V 2n,Rp and V 2n,M1 are the output noise due to
Rs, RP and M1, respectively; RD is the load resistance at the drain of M1; k is the Boltzmann’s
constant and T is the absolute temperature. The MOSFET M1 has various noise sources.
However, for simplicity, only the channel thermal noise is taken into account as it is the dominant
noise source in most conditions. Equation can be further simpliﬁed to
F =
4 (RS//RP)
RS
+
4γ
αgmRs
= 2 +
4γ
αgmRS
(5.10)
where α = gm/gd0 is typically less than one, gd0 is the channel conductance for VDS = 0 and γ
is a noise parameter. For long-channel devices, γ equals to unity when the MOSFET operates
in triode region and equals to 2/3 in the saturation region. For short-channel devices, γ can be
signiﬁcantly larger than 2/3. Thus, noise ﬁgure of this architecture can be much larger than 3 dB.
The poor noise ﬁgure makes this architecture unattractive for applications where low NFs as well
as good input matchings are desired.
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Figure 5.1: Common source LNA with resistive termination.
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Figure 5.2: Common source LNA with resistive shunt feedback.
Common Source LNA with Resistive Shunt Feedback
The circuit topology of a resistive shunt feedback LNA (RFLNA) is shown in Fig. 5.2. M2
operates as a current source and RF senses the output voltage and returns a current to the input.
RF is determined by the input impedance matching as
Zin = RF/(1 + |AV|) (5.11)
where AV is the voltage gain of the common-source ampliﬁer. The RFLNA provides wideband
input and output matching and small die area because no inductor is required for input matching.
However, it has a poor NF and consumes a large amount of power. The additional noise coming
from RF is one of the main limitations of this topology. When M1 is increased to reduce NF, it
requires a shunt inductor to improve input matching [99]. This topology is sensitive to process
variations as the input impedance Zin is dependent on RF and AV. In addition, the total phase
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Figure 5.3: Common source LNA with source inductive degeneration.
shift around the loop may create instability for certain source and load impedances. The noise
factor can be calculated as
F = 1 +
4RS
RF
+ γ + γgm2RS (5.12)
For γ ≈ 1, the NF exceeds 3 dB even if 4RS/RF + γgm2RS  1.
Common Source LNA with Source Inductive Degeneration
Fig. 5.3 shows a typical inductively degenerated common-source LNA (L-CSLNA). This archi-
tecture employs source inductive degeneration to generate a real term in the input impedance.
The input impedance is
Zin ≈ j
{
ωLg + ωLS − 1
ωCgs
}
+ (gm1/Cgs)LS (5.13)
where Cgs is the parasitic gate-to-source capacitance. This equation suggests that the resistive
term is directly proportional to the inductance value. Whatever value this resistive term is, it does
not generate thermal noise since a pure reactance is noiseless. Thus, this architecture can be used
to provide speciﬁed input impedance without degrading the noise performance of the ampliﬁer.
In order to get 50 Ω input impedance, set the real part (gm1/Cgs)LS equal to RS = 50 Ω and the
imaginary part ωLg + ωLS − 1ωCgs equal to zero at the frequency of interest ω0, which can be
obtained through the following expression ω0 = 1/
√
(Lg + LS)Cgs. In other words, when Lg
and LS are in resonant with Cgs, the input impedance Zin can be made to be equal to RS, thus
the input matching is achieved. This architecture incorporates LS and Lg to create conjugate
matching at the input. The noise factor can be express as
F = 1 +
ω0
ωT
RSγgd0 +
[
ω2T
ω20g
2
mR
2
S
+ 1
]
RSδgg + 0.79RS
ω0
ωT
√
γgd0δgg (5.14)
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Figure 5.4: Resistive shunt feedback LNA with active load.
where ωT ≈ gm/Cgs is the unity current gain frequency and ω0 is the operating frequency. In
practice, the gate inductor and source inductor are not ideal. Both have parasitic resistance
which will contribute thermal noise. Thus, their effects must be taken into account while doing
noise optimization and calculation of input impedance, especially in the case where low-Q
on-chip integrated inductors are used. The L-CSLNA is the dominating topology for narrowband
systems due to its advantages such as low NF, ease of input matching, high gain and low power
consumption. However, these beneﬁts come at the cost of large chip area due to the two inductors;
one at the gate and another one at the source of the input device. For those inductors to resonate
at low operating frequencies, impractically large inductance values may be required.
Complementary LNA
When PMOS current source of the RFLNA is converted to an "active load" amplifying the input
signal, it forms another wideband topology called complementary LNA as shown in Fig. 5.4.
The key idea is that the bias current is reused to provide a higher equivalent transconductance
gm1 + gm2. M2 ampliﬁes the input in addition to injecting noise to the output, then the noise
ﬁgure may be lower. However, the circuit exhibits a relatively high input resistance. The noise
factor is given by
F = 1 +
4RS
RF
+ γ (5.15)
The use of complementary or known as current reuse method has been demonstrated in CMOS
LNA design to achieve broadband input matching where the equivalent 50 Ω input impedance
is made possible by the couple gate-drain inductors and the loading capacitor [100]. With no
additional resistive drain bias circuit in the complementary topology, not only the signal loss can
be minimized but also noise performance of the ampliﬁer can also be improved. However, since
the two coupled inductors are themselves large and lossy, the unavoidable signal attenuation
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Figure 5.5: (a) Common gate stage, (b) Inclusion of channel noise, (c) equivalent circuit of (b).
will raise the ampliﬁer’s NF. In [101], the UWB LNA mainly utilizes shunt-shunt resistive
feedback resistor to achieve input matching. However, the use of the feedback resistor inevitably
deteriorates the ampliﬁer’s noise. The LNA proposed in [102] combines the complementary
topology with asymmetrical inductive source degeneration. By omitting the use of large inductors
and a feedback resistor, better noise performance can be expected.
Common Gate LNA
A wideband LNA topology that has been widely investigated is the common gate low noise
ampliﬁer (CGLNA) as shown in Fig. 5.5. The CGLNA is attractive compared to other topologies
as it features wideband input impedance matching. This conﬁguration requires that 1/(gm +
gmb) ≈ 1/gm to be equal to RS, where RS is the 50 Ω source resistance. This structure is suitable
for wideband input matching designs as gm is basically constant over a quite wide frequency
range. Therefore, the CGLNA can easily be adopted for broadband impedance matching without
many extra components, dramatically saving area and avoiding on-chip inductor resistive losses.
Besides, the simple and robust input matching architecture, the CGLNA also has better linearity,
lower power consumption and better input-output isolation [103]. The main drawback of this
method is that the transconductance of the input transistor cannot be arbitrarily high, thus
imposing a lower bound on the noise ﬁgure. This is due to the input matching condition which
restricts a certain value of transconductance to be used that leads to low gain and hence high
NF. The NF of the L-CSLNA is generally superior to that of the CGLNA when the operating
frequency (w0) is considerably lower than the unit gain frequency (wT) (w0/wT < 0.2) since
CGLNA’s NF is limited by 1/gm input matching. However, the CGLNA provides better noise
performance for higher operating frequency ratios w0/wT, as its induced gate noise is only a weak
function of w0/wT while the L-CSLNA’s noise is proportional to w0/wT [104] [105]. Besides,
noise cancellation techniques can be applied to overcome the disadvantage of the CGLNA
conﬁguration. The input of a CGLNA and RFLNA form a parallel RLC network, whereas that
of a L-CSLNA forms a series network. Again for simplicity of calculation, only the channel
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Figure 5.6: CGLNA with noise cancellation.
thermal noise of the MOSFET is taken into account. The noise factor can be expressed as
F =
4kTRSΔf.g
2
mR
2
D + i
2
ndR
2
D
4kTRSΔf.g2mR
2
D
≈ 1 + γ
αgmRS
(5.16)
where RD is the load resistance at the drain of M1. The above equation suggests a reasonable
noise ﬁgure. However, other noise sources such as gate induced noise and substrate noise can
degrade the performance substantially. In short-channel devices, γ can be higher than 2/3 while
α can be much less than 1.
Noise-Cancelling LNA
The purpose of noise cancellation is to generate the noise with the opposite phase-polarities in
different paths and cancel the output noise from the matching device. Since the cancellation is
irrelevant to the input impedance, this technique allows for simultaneously noise cancellation
and impedance matching. The key idea is using an additional auxiliary ampliﬁer which senses
the signal and noise voltage then combining the outputs of the main and the auxiliary ampliﬁer
such that noise from the input device is cancelled while signal contributions are added at the
output node [94]. This section investigates the feedforward noise cancellation technique applied
for two speciﬁc topologies of CGLNA and RFLNA.
CGLNA with Noise Cancellation
Fig. 5.6 illustrates an example of feedforward noise cancellation technique used for a CGLNA.
The input matching is accomplished by setting 1/gm1 to 50 Ω. The noise current of M1 which is
modeled by the current source In,M1, ﬂows into node X but out of node Y. This creates two fully
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correlated noise voltage at nodes X and Y with opposite phases. On the other hand, the signal
voltages at nodes X and Y are in phase. The noise voltages at nodes X and Y are converted to
currents by M3 and M2 respectively. By properly designing gm2 and gm3, the noise contributed
by M1 can be cancelled at the output. The condition for complete noise cancellation is derived
as [107]
In,out =
In,M1
1 + gm1RS
RD1gm2 − In,M1
1 + gm1RS
RSgm3 = 0 (5.17)
⇒ gm2RD1 = gm3RS (5.18)
where the equivalent transconductance, Gm is found to be
G(m) =
Isignal
Vsignal
=
1/gm1
RS + 1/gm1
(gm1RD1gm2 + gm3) (5.19)
Compared to resistive shunt feedback ampliﬁers, the noise factor contributed by the matching
device is now fully decoupled with the input matching condition. M2 can be replaced with
a PMOS transistor to reuse the bias current of M3 if the resultant bandwidth is acceptable.
Furthermore, any small signal modeled by a current source and ﬂows between the drain and
source of the matching device is cancelled as well (e.g., 1/f noise, thermal noise of the distributed
gate resistance and the bias noise current injected into node Y) [76].
By applying the noise-cancelling technique, the NF is now dominated by RD1, M2 and M3.
When the input matching condition RS = 1/gm1 is satisﬁed, the noise factor contributed by RD1,
M2 and M3 can be derived as
FRD1 =
4kTRD1g
2
m2
kTRS(gm3 + gm2RD1/RS)2
=
RS
RD1
(5.20)
FM2 =
4kTgm2γ/α
kTRS(gm3 + gm2RD1/RS)2
=
RS
RD1
γ
α
1
gm2RD1
(5.21)
FM3 =
4kTgm3γ/α
kTRS(gm3 + gm2RD1/RS)2
=
γ
α
1
gm3RS
(5.22)
Thus, the total noise factor F is approximated as
F =
RS
RD1
+
RS
RD1
γ
α
1
gm2RD1
+
γ
α
1
gm3RS
(5.23)
RFLNA with Noise Cancellation
Fig. 5.7 shows a simpliﬁed resistive shunt feedback LNA by using the feedforward noise
cancellation technique. This LNA is composed of a transistorM1, a resistorRF and a feedforward
voltage ampliﬁer with a gain -AX. To have a maximal power transfer, the input impedance Zin
is designed to match to the source impedance, RS. Neglecting the loading effect at node Y, Zin
is approximated to 1/gm1, where gm1 is the transconductance of the input transistor M1. Again
the noise current of M1 is modeled by the current source In,M1 between the drain and the source.
5.1. LOW NOISE AMPLIFIERS 79
Rs
V
in
M1
+
-
Z
in
RF
V
out
-A
X
Y
i
n,M1
x
i           = 0
n,out
Figure 5.7: RFLNA with noise cancellation.
The noise current In,M1 generates the noise voltage Vn,X and Vn,Y at nodes X and Y with the same
phase polarity. In contract, the signal voltages, VX and VY, have the opposite-phase polarities,
resulting in constructive addition at the output. This is done by creating a new output, where
the voltage at node Y is added to a scaled negative replica of the voltage at node X. A proper
value for this scaling factor renders noise cancelling at the output node for the thermal noise
originating from the matching device [76]. The output noise voltage, Vn,out is given as
Vn,out = In,M1 (RS +RF − AXRS) (5.24)
To have a zero Vn,out, the gain of the feedforward voltage ampliﬁer should be
AX = 1 +
RF
RS
(5.25)
It shows that when AX equals to 1 + (RF/RS), the noise of the input transistor M1 is cancelled
at the output. For the signal voltage, the overall voltage gain AV can be calculated when Vn,out is
cancelled
AV =
Vout
VX
= (1− gm1RF)− AX = −RF
(
gm1 +
1
RS
)
The cancellation is independent of the input matching condition. For simultaneous input matching
and noise cancellation, AV equals to −2(RF/RS). From (5.25) and (5.26), AV is increased with
AX while AX is in proportional to RF. However, a large RF induces noise and degrades the
bandwidth. Although the noise of RF will be divided by AX, the reduction of bandwidth is
unavoidable. Therefore, there exists a trade-off between gain and bandwidth, even if the input
matching and noise cancellation are both completed [108].
The noise factor at cancellation can be written as [76]
F = 1 +
RS
RF
+
γgd0
g2m1
(
1
RS
+
3
RF
+
2RS
R2F
)
(5.26)
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Figure 5.8: The proposed LNA.
5.1.4 Proposed 3–5 GHz LNA
Fig. 5.8 shows the schematic of the proposed LNA [Paper II]. It consists of a CG input stage
followed by two parallel CS stages that perform noise cancellation. The goal is to adopt the
advantages of both CGLNA and noise cancellation technique. The CG topology is chosen for
input matching due to the following reasons. First, the CG stage with low input impedance
characteristic and broadband behaviour provides NF that is almost independent of the frequency
of operation. Besides, the CG stage also eliminates the Miller effect, hence, provides better
isolation of the output return signal. However, a single-stage CG ampliﬁer may not have sufﬁcient
gain, therefore, a cascade of CG ampliﬁer and cascode CS ampliﬁer has been used to increase
the gain. The parasitic inductance of bond wire, Lbond and parasitic capacitances, Cpad, CESD of
the bond pad and the ESD protection, respectively, have been taken into account in the design
of the proposed LNA. Usually, 1 mm bond wire provides 1 nH inductance. Absorbing parasitic
capacitances is relatively simple and is less effected by process variations in the case of the CG
topology. The LNA is intended for IR-UWB systems, thus the input matching network needs to
have a ﬂat group delay across the passband to keep the distortion of the pulse shape at minimum.
The shunt branch inductor, LS facilitates the DC biasing by sinking the common drain current of
M1 to the circuit ground.
The size of M3 is designed for the output bandwidth of the ﬁrst stage. The LNA can be
stabilized by maximizing their reverse isolation, thus adding the cascode transistor M4 further
improves input-output reverse isolation and stability. It also increases the low frequency gain and
reduces the input capacitance of the second stage by decreasing the Miller effect due to M3. C1,
C2, Cin and Cout block the DC offset whileRb2 andRb3 establish proper biases. Two parallel RLC
5.1. LOW NOISE AMPLIFIERS 81
V
in
V
out
Lbond
Lbond
Cin
C out
Cpad
Cpad
RD1 LD1 CD1
C1
L S
Cgs1 Cgd1Vgs1gm1
rds1 Vgs3 Vgs3gm3 rds3
RD2 LD2 CD2Cgd4gs4
rds4Vgm4Cgs4
Vgs2 Vgs2gm2 rds2
C2
ZL
CESD+
CESD+
Vgs1
+
-
Cgs2
Cgs3
Vgs4
+
-
+
-
+
-
Cgd2
Cgd3
Figure 5.9: The small signal model of the proposed LNA.
tanks resonate at different frequency shaping the bandwidth of the LNA. Resonant RLC loads are
used instead of non-resonant loads as they offer superior gain in the 3-to-5 GHz frequencies band
at the same power consumption and also have a second order band-pass characteristic which
rejects out-of-band interferers [109]. On-chip inductors LD1, LD2 and LS have values of 2, 1.9
and 3 nH, respectively.
Fig. 5.9 represents the equivalent small signal model of the proposed LNA. For simplicity of
the analysis, the body effects of the MOS devices are ignored. Based on the small-signal model,
the input impedance of the LNA can be derived as
Zin =
rds1 + ZL
1 + gm1rds1
‖ sLbond + 1
s(Cpad + CESD)
‖ sLS + 1
sCin
‖ 1
sCgs1
(5.27)
where rds1, gm1 and Cgs1 are the drain-source resistance, transconductance and gate-source
capacitance of M1, respectively. ZL is the load impedance looking from the drain of M1.
The noise voltages at nodes X and Y are converted to currents by M2 and M3, respectively.
By properly designing gm2 and gm3, the noise contributed by M1 can be cancelled at the output
of the LNA. From equation (5.23), it is suggested that the value of RD1 should be maximized
to minimize the noise from RD1 and M2. However, the maximum value of RD1 is limited by
the fact that the drain voltage of M1 should be higher than (VGS1 + VX − VTH1) to keep M1 in
saturation. As a result, the choice of RD1 highly depends on the override voltage of M1. Since a
higher override voltage makes the fT higher, it causes velocity saturation in a deep-submicron
MOSFET and makes the noise performance worse [107].
The different poles that the CG and CS stages undergo will introduce a phase shift between
two stages, which have an adverse impact on the noise cancellation because ideal cancellation
requires that their output voltages have exactly the same magnitude and opposite phases. The
phase shift is calculated and given in [95] and it is found that the big value of voltage gain at node
Z (AVZ) should be responsible for the large phase shift. A high AVZ generates a low frequency
pole at node Z. When the frequency gets high, a large AVZ will increase the NF for the sake of
phase shift and signal loss. Consequently, the value of AVZ was optimized during simulation (≈
6 dB).
5.1.5 Post-Layout Simulation Results
The proposed LNA was realized in TSMC 90 nm CMOS. It occupies an area of 0.66×0.63 mm2
as shown in Fig. 5.10. Fig. 5.11 and Fig. 5.12 show the simulated input and output return loss of
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Figure 5.10: The LNA layout: 0.66×0.63 mm2.
the proposed LNA. S11 is less than -12 dB while S22 is less than -10 dB over a -3 dB bandwidth
of 3–5 GHz. The LNA achieves a peak gain of 17 dB at 4.2 GHz while the reverse isolation is
lower than -48 dB, as illustrated in Fig. 5.13 and Fig. 5.14, respectively. A high reverse isolation
guarantees high stability for the LNA.
Fig. 5.15 indicates a minimum NF of 2.5 dB and variation of 1 dB across the band of interest.
Post-layout simulation results show that noise cancellation effectively lowers the NF over the
desired UWB band. Speciﬁcally, by applying noise cancellation technique, the NF is reduced by
1.5 dB across the entire band. The linearity of the LNA was estimated. To simulate the input
third-order intercept point (IIP3), a two-tone signal separated by 50 MHz was used. Fig. 5.16
shows the fundamental frequency and two-tone third-order intermodulation output powers at
input RF frequency of 4 GHz. The input referred 1 dB compression point (P1dB) is -18 dBm
while the IIP3 is -8 dBm. The LNA consumes 12.5 mW from a 1.2 V supply voltage. Table 5.1
summarizes the performance of the proposed LNA and compares it to other published designs
operating in a similar frequency range.
5.1.6 Summary
A 3–5 GHz LNA has been demonstrated in 90 nm CMOS technology [Paper II]. The input
CG stage has been exploited together with noise-cancelling technique to obtain broadband
input matching and noise cancellation simultaneously. Resonant RLC loads with second order
band-pass characteristics reject out-of-band interferers while offer high gain. The proposed LNA
occupies an area of only 0.4 mm2, which facilitates a low cost design. Post-layout simulation
5.1. LOW NOISE AMPLIFIERS 83
2 2.5 3 3.5 4 4.5 5 5.5 6-50
-40
-30
-20
-10
0
Freq. [GHz]
S1
1[d
B]
Figure 5.11: The simulated input return loss, S11 versus frequency.
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Figure 5.12: The simulated output return loss, S22 versus frequency.
Table 5.1: Comparison with the previous published LNAs
Ref. CMOS tech. Die area Power cons. -3 dB BW Gain NF IIP3
(mm2) (mW) (GHz) (dB) (dB) (dBm)
[74] 65 nm – 20 0.2–5.2 15.6 3.5 0
[95] 0.13 μm 0.025 5.7 0.2–3.8 19 2.8–3.4 -4.2
[110] 0.18 μm 0.9 12.6 2–4.6 9.8 2.3–5.2 -7
[111] 90 nm 0.2 8 2.5–4 19.6 4 -8
[112] 90 nm – 12.5 0.8–6 18–20 3–3.5 -3.5
[113] 90 nm 0.002 9.8 0–6 17.4* 2.5 -10
This work 90 nm 0.4 12.5 3–5 17 2.5–3.5 -8
*power gain
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Figure 5.13: The simulated gain, S21 versus frequency.
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Figure 5.14: The simulated reverse isolation, S12 versus frequency.
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results show a peak gain of 17 dB, a NF of 2.5–3.5 dB dB over the entire -3 dB bandwidth from
3 GHz to 5 GHz and an IIP3 of -8 dBm while consuming 12.5 mW from a 1.2 V supply voltage.
5.2 Mixers
5.2.1 Introduction
The mixers in the transmitter and the receiver perform the frequency up and down conversions,
respectively by multiplying the incoming signal either in the baseband or the intermediate
frequency (IF) band or the radio frequency (RF) band with the signal from the local oscillator
(LO). The IF/RF port senses the signal to be converted while the LO port senses the periodic
waveform generated by the local oscillator. Ideally, the mixer shifts the input frequency to
another frequency according to equation
fout = ±fLO ± fin (5.28)
In practice, due to the non-linearity of the device or large signals used in the mixers, there are
also intermodulation products determined by
fout = mfLO + nfin (5.29)
where m and n are ± integers and fin is the center frequency of the incoming signal.
5.2.2 Performance Parameters
Conversion Gain
The conversion gain of a downconversion mixer is given by the ratio of the RMS voltage of the
IF signal to the RMS voltage of the RF signal in which these two signals are centered around
two different frequencies. The voltage conversion gain can be measured by applying a sinusoid
at wRF and ﬁnding the amplitude of the downconverted component at wIF. For upconversion
mixers, the voltage conversion gain is deﬁned in a similar way but from the baseband or IF port
to the RF port.
Noise Figure
The noise ﬁgure is deﬁned as the SNR at the input port divided by the SNR at the output port.
In general, if the desired signal exists at only one frequency and there is no desired signal
at the image frequency then the measured NF is called single-sideband (SSB) NF. In rarer
case, where both the desired signal and the image signal contain useful information, leads to a
double-sideband (DSB) NF. The SSB NF will normally be 3 dB higher than the DSB NF.
5.2. MIXERS 87
S1
V
IF
R
L
V
RF
V
LO
M1
V
IF
R
L
V
RF
V
LO
(a) (b)
Figure 5.17: A passive mixer.
Linearity
The linearity of the mixer is expressed in term of 1 dB compression point (P1dB) or third order
intercept point (IP3). The 1 dB compression point is the value at which the RF output signal
deviates from linear operation by 1 dB. At this point the output power no longer increases in
direct proportion to the input power but begins to level off. A further test of the non-linearity is
the intercept point. This is a measure of the generation of intermodulation products at 2ω2-ω1
and 2ω1-ω2 when two tones of frequency ω1 and ω2 are applied at the input. When plotted on a
logarithmic scale, the magnitude of the intermodulation products grows at three times the rate of
the fundamental frequency and the point of intersection is called the third order intercept point.
The horizontal component is referred to as the input IP3 (IIP3) while the vertical component is
called the output IP3 (OIP3).
Port-to-Port Feedthrough
The isolation between each ports of a mixer is critical. The LO-RF feedthrough results in LO
leakage to the LNA and eventually the antenna, whereas the RF-LO feedthrough allows strong
interferers in the RF path to interact with the local oscillator driving the mixer. The LO-IF
feedthrough is important because if substantial LO signal exists as the IF output even after
low-pass ﬁltering, then the following stage may be desensitized. Finally, the RF-IF isolation
determines what fraction of the signal in the RF path directly appears in the IF, a critical issue
with respect to the even-order distortion problem in homodyne receivers [30].
5.2.3 Passive and Active Mixer
The spectrum of the incoming signal can be shifted up or down by ±fLO to the desired frequency.
This can be seen in the simple circuit of Fig. 5.17a , where the output is equal to the RF input
when S1 is on and zero when S1 is off. This operation can also be viewed as multiplication of
the RF signal by a waveform. The circuit is a linear, time-variant system with respect to the
RF port and a nonlinear, time-variant system with respect to the LO port. Normally, the signal
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ampliﬁed by the LNA (and possibly ﬁltered by an image-reject ﬁlter) is applied to the RF port of
the mixer. Thus, this port must exhibit sufﬁciently low noise and high linearity, the latter because
nearby interferers are ampliﬁed by the LNA and hence can produce stronger intermodulation
products. If the circuit of Fig. 5.17a incorporates a MOS switch as shown in Fig. 5.17b then the
on-resistance of the transistor contributes noise. Furthermore, as the RF input signal varies, the
gate-source overdrive voltage of M1 and hence its on-resistance change, introducing nonlinearity
in the voltage division between M1 and RL.
The circuit of Fig. 5.17b is an example of passive mixers because it does not provide any
gain. By contract, active mixers generally provide gain. Shown in Fig. 5.18, is an example,
where the RF input varies the drain current of M1 while M2 and M3 function as a switching pair
driven by the LO. Thus, the drain current of M1 is in essence multiplied by a square wave as it is
routed to R1 and R2 alternately. For R1 = R2 = RD, the voltage conversion gain is equal to
AV =
VIF
VRF
=
2
π
gm1RD (5.30)
The input-referred noise voltage is given by
V 2n,in = π
2kT
(
γ
gm1
+
2
g2m1RD
)
(5.31)
If a mixer accommodates a differential LO signal but single-ended RF signal, it is called
"single-balanced" as shown in Fig. 5.19a. If a mixer operates with both differential LO and RF
inputs, then it called "double-balanced", the active version of which is well known as Gilbert
cell as shown in Fig. 5.19b. The single-balanced conﬁguration exhibits less input-referred noise
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Figure 5.19: (a) Single-balanced active mixer and (b) Double-balanced active mixer.
for a given power dissipation than the double-balanced counterpart. However, the circuit is
more susceptible to noise in the LO signal. The double-balanced mixer generates less even-
order distortion, thus relaxing the half-IF issues in heterodyne receivers and lowering the beat
components in homodyne architectures. Nevertheless, since the RF signal processed by the
LNA is usually single-ended, one of the input terminals of the double-balanced mixer is simply
connected to a bias voltage. This in turn creates different propagation times or phase shifts for
the two signal phases ampliﬁed by M1 and M2 leading to ﬁnite even-order distortion.
By virtue of their gains, active mixers reduce the noise contributed by subsequent stages and
are widely used in RF systems. Passive mixers, on the other hand, typically achieve a higher
linearity and speed and ﬁnd applications in microwave and base station circuits.
5.2.4 Proposed Downconversion Quadrature Mixer
The RF signals ampliﬁed by the LNA are then downconverted to baseband by a mixer. Down-
conversion of any asymmetrically-modulated signal to a zero IF lead to cancellation unless
the baseband signals are separated by their phases, thus a quadrature mixer is necessary. In
addition, linearity requirement has a large impact on the choice of mixer topologies. When
linearity considerations are insigniﬁcant, Gilbert Cell mixers can be employed instead of other
topologies for superior noise and gain characteristics. The quadrature mixer is proposed in
Fig. 5.20 [Paper II]. It is a wideband modiﬁed Gilbert Cell mixer. A single common-source
transconductor (M1) injects the RF signal in two single-balanced quadrature commutative pairs.
Compared to double-balanced Gilbert Cell based mixer adopting two separate transconductors,
this proposed mixer allows a higher switching pair current gain [114]. In addition, the parasitic
capacitance loading the previous stage is minimized for the same transconductance gain. The
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Figure 5.20: The proposed downconversion quadrature mixer.
choice of a single-balanced topology instead of its double-balanced alternative is due to the
following reasons. Firstly, this avoids a single-to-differential converter required after the LNA,
which increases power consumption. Secondly, the single-balanced architecture introduces less
input-referred noise compared to double-balanced one [115]. Bond wire inductances have been
exploited for bandwidth enhancement.
Conventional QVCOs
The mixer is driven by quadrature clock signals which are generated by a quadrature voltage-
controlled oscillator (QVCO). Quadrature clock signals are widely used in the RF front-ends
of wireless transceivers in which quadrature clocks are needed to upconvert/downconvert the
in-phase and quadrature-phase signals. Typical quadrature generation techniques include RC-CR
ﬁlter, poly-phase network, even-stage ring oscillator, frequency doubling and current-coupled
quadrature LC-VCO. Each of these methods has distinct advantages and limitations in terms
of phase accuracy, bandwidth, driving capability, phase noise, power consumption and design
complexity. A quadrature LC-VCO is an ideal candidate due to low phase noise, low power
performance and ﬂexibility in bandwidth. LC-QVCOs generally consist of two identical LC
oscillators, being coupled through various ways. Firstly, passive components are widely utilized
for coupling the super-harmonic signals of oscillators without generating considerable noise [116].
The coupling via passive components usually experiences a weak coupling strength due to
signal amplitude attenuation at high frequency. In order to enhance the coupling, transformer-
based [117] and LC resonator based [118] coupling networks have been proposed, both of which,
however, have signiﬁcant area penalty. A second approach is to directly couple the VCO outputs
through coupling transistors. A conventional implementation of such LC-QVCOs is shown in
Fig. 5.21. If the two oscillators match perfectly, their output phases are in precise quadrature.
An undesired behaviour of the conventional LC-QVCOs is the bimodal oscillation where the
VCO may exhibit two stable oscillation states at different operating frequencies for the same
bias condition [119]. Due to bimodal oscillation, the QVCO may settle on either of the two
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Figure 5.21: The conventional QVCO.
modes randomly or the VCO may jump between these two modes during operation. While the
problem appears to be an inherent drawback of the QVCO topology, various options to prevent
bimodal oscillation from happening in a real circuit were explored. Li et al. [120] swept an
artiﬁcial phase shift introduced into the coupling path over a complete clock (from 0◦ to 360◦)
of the oscillation frequency. It can be found that the QVCO will stay in a stable oscillation
mode until the phase shift reaches a certain value at which the QVCO will become unstable
again. Increasing the phase shift further will pull the VCO out of the unstable bimodal state
and the QVCO will stably oscillate in another mode. Over the 360◦ phase range, four unstable
boundaries will be encountered. Every time an unstable boundary is crossed, the oscillation
mode will switch from one mode to the next.
One important observation is that if a certain amount of phase shift is introduced into
the coupling path to deviate from the boundaries, the QVCO will not experience any bimode
oscillation even though the RLC components of LC-tanks or the bias currents of the VCO cores
are perturbed over a relatively large range. In [121], a resistor is added at the gate of each
coupling transistor to realize an RC low-pass network with the gate capacitance. However,
the phase noise performance would be degraded because of the extra noise added by resistor.
In [120], it is suggested to replace the regular differential coupling pair with cascode topology.
The cascode creates a phase delay which moves the QVCO operation away from the unstable
boundary, thus giving QVCO adequate phase margin to ensure the VCO stays in a stable mode,
ultimately eliminating bimodal oscillation.
Proposed QVCO
The proposed QVCO is shown in Fig. 5.22 [Paper II]. The complementary cross-coupled LC
oscillator has been exploited in this design. By reusing the current of NMOS transistor for PMOS
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Figure 5.22: The proposed QVCO.
transistor, the total transconductance is gmn + gmp compared to just gmn of a non-complementary
VCO with the same current. Where gmn and gmp are the transconductance of NMOS transistor
and PMOS transistor, respectively. Due to the larger gm, the amplitude of oscillation is increased.
This results in less phase noise and faster switching for a cross-coupled differential pair. In
addition, the complementary VCO is able to have a symmetric LC tank by designing such that
gmn = gmp. Consequently, the ﬂicker noise upconversion is reduced, thus further decreasing the
phase noise [98].
5.2.5 Post-Layout Simulation Results
The proposed mixer was designed in 90 nm CMOS to operate between 1 GHz and 6 GHz with
an on-chip QVCO. The mixer core occupies an area of 0.03 mm2 while the QVCO occupies an
area of 0.2 mm2 as shown in Fig. 5.23 and Fig. 5.24, respectively. For all simulation results, the
IF is always kept at a constant 100 MHz while the RF and LO frequencies are being changed
together with the LO being 100 MHz lower than the RF. To simplify the simulation, one of the
IF signal is simulated while the other is terminated to a 50 Ω load resistor.
Post-layout simulation results show that the LO frequency can be varied between 3.4 GHz
and 4.6 GHz with respect to varactor control voltage as plotted in Fig. 5.25. The varactors are
realized by NMOS transistors. The amplitude imbalance remains within ± 0.3 dB while the
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Figure 5.23: The mixer layout: 0.28×0.12 mm2.
Figure 5.24: The QVCO layout: 0.63×0.29 mm2.
quadrature phase error is less than ± 1◦ over the operating frequencies. An example of the
quadrature signals generated by the proposed QVCO are plotted in Fig. 5.26. Fig. 5.27 plots
the mixer conversion gain as a function of the RF input frequency. It exhibits a peak conversion
gain of 9 dB for a ﬁxed LO frequency of 4 GHz. Fig. 5.28 shows the port-to-port isolation.
The RF-to-IF and RF-to-LO isolation exceed 40 dB and 50 dB, respectively, while those for
LO-to-RF and LO-to-IF are 30 dB over the RF band from 1 GHz to 6 GHz. A second-order RC
low-pass ﬁlter loads the mixer further suppressing the residual LO signal at the IF port.
At a mid-band RF frequency of 4 GHz, the simulated third-order intermodulation with a
frequency spacing of 50 MHz is plotted in Fig. 5.29. The proposed mixer obtains an IIP3 of 0.5
dBm and P1dB of -8.5 dBm. The NF is also estimated at the ﬁxed output frequency of 100 MHz.
The mixer exhibits the NF of 6-8 dB across the entire band. Operating at a 1.2 V supply voltage,
the total power consumption of the proposed mixer is 6.2 mW including the QVCO dissipation.
In order to evaluate the performance of the proposed mixer, the previously reported CMOS
mixers and this work are compared in table 5.2.
5.2.6 Summary
A modiﬁed Gilbert Cell mixer with two quadrature pairs sharing the same input transconductor
was designed using TSMC 90 nm CMOS technology [Paper II]. The single-balanced topology
is chosen in this design to avoid a single-to-differential converter required at the input of the
mixer and to have less noise compared to double-balanced Gilbert Cell based mixer. Along with
the mixer is an on-chip QVCO based on two complementary cross-coupled LC oscillators. The
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Figure 5.25: The simulated oscillation frequency of the QVCO with respect to varactor control voltage.
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Figure 5.26: The simulated quadrature LO signals generated by the QVCO.
Table 5.2: Comparison with the previous published mixers
Ref. CMOS tech. Die area Power cons. RF freq. CG NF IIP3
(mm2) (mW) (GHz) (dB) (dB) (dBm)
[122] 0.18 μm 0.03 0.28 0.5–6 6 12.2 0
[123] 0.18 μm 0.1 5.4 0.5–3 9.5 16.5 10
[124] 0.13 μm 0.13 16.8 0.9–3.7 14 2.7–6.5 -10
[125] 0.13 μm 0.3 34.5 1–5.5 17.5 3.9 0.8
This work 90 nm 0.23* 6.2* 1–6 8±1 6–8 0.5
*with QVCO
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Figure 5.27: The simulated mixer conversion gain.
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Figure 5.28: The simulated port-to-port isolation.
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Figure 5.29: The simulated linearity of the mixer at mid-band RF frequency of 4 GHz.
complementary conﬁguration is exploited to increase the amplitude oscillation as well as reduce
phase noise. The proposed mixer has good performance in terms of linearity with IIP3 of 0.5 dB
at 4 GHz. It obtains the conversion gain of 8±1 dB and noise ﬁgure of 6-8 dB over the entire
bandwidth from 1 GHz to 6 GHz while consuming 6.2 mW of power with a supply voltage of
1.2 V.
Chapter 6
UWB VIVALDI ANTENNAS
6.1 Introduction
For UWB radio systems, a lot of antennas have been designed and tested. The design of UWB
antennas in CMOS should be avoided due to their big sizes as well as the lossy nature of the
CMOS substrate. Requirements for antennas vary with applications and systems. Methods
to categorize antennas can be highlighted in terms of their operating frequency, geometry,
function, materials, etc. In terms of geometry and radiation characteristics, they may be two or
three-dimensional designs and omnidirectional or directional designs [126]. Horn and reﬂector
antennas are typical three-dimensional high-gain directional solutions, which have been studied
widely and they are usually employed in test or point-to-point applications. However, its bulky
design is not suitable for applications with size constraint such as portable devices. Among
two-dimensional directional solutions, Vivaldi antennas are widely used for UWB systems. The
Vivaldi antenna is one of the classical UWB antennas which was ﬁrst investigated by P. Gibson
in 1979 and many improvements to the initial design have since been presented [127] [128]. A
Vivaldi antenna is basically a planar traveling wave antenna with end-ﬁre radiation. A variety
of taper proﬁles of those slots have been presented, such as exponential, tangential, parabolic,
linear-constant, exponential-constant, step-constant and linear proﬁles. After being invented,
the Vivaldi antenna is the preferred candidate for UWB applications due to its wide bandwidth,
low cross polarization and highly directive patterns [129]. There are many advantages of
using directional antennas in both UWB impulse radar and communications. First of all, the
energy efﬁciency is good. While a standard omnidirectional antenna transmits the energy in all
directions, a directional antenna is capable of directing most emitted power in a lobe or beam.
In this way a receiving antenna can get more of the radiated energy, thus reducing the required
transmission power. The high directivity is important for focusing most of the radiated energy in
well-controlled beams. Moreover, optimal UWB pulse reception entails minimization of ringing,
spreading and distortion of the pulse at the transmit and receive antennas. This requires sufﬁcient
impedance matching and near constant group delay throughout the entire bandwidth.
In this chapter, two different Vivaldi antennas are designed and tested [Paper X]. The ﬁrst
is an antipodal Vivaldi antenna while the other is a tapered slot Vivaldi antenna. They are both
designed for the 1 GHz to 5 GHz frequency band with low impulse distortion and the voltage
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standing wave ratios (VSWR) are less than 2 throughout the entire bandwidth.
6.2 Antenna Parameters
6.2.1 Bandwidth
The antenna frequency bandwidth is the frequency range it operates satisfactory.
BW = fU − fL (6.1)
where fU is the upper operational frequency limit and fL is the lower operational frequency limit.
6.2.2 VSWR
Voltage standing wave ratio is is a function of the reﬂection coefﬁcient which describes the power
reﬂected from the antenna.
V SWR =
1 + |Γ|
1− |Γ| (6.2)
where Γ is the reﬂection coefﬁcient, deﬁned as
|Γ| =
∣∣∣∣Zin − Z0Zin + Z0
∣∣∣∣ (6.3)
6.2.3 Radiation Efﬁciency
The efﬁciency of an antenna is the ratio between the power radiated or dissipated by the antenna,
Prad and the power delivered to the antenna, Pt.
η =
Prad
Pt
(6.4)
where Prad is calculated as followed
Prad =
∫ 2π
0
∫ π
0
St (θ, φ) r
2sinθdθdφ (6.5)
where St (θ, φ) is the power density (in W/m2) and the average power density being
Pavg =
Prad
4πr2
(6.6)
6.2.4 Radiation Pattern
A radiation pattern deﬁnes the variation of the power radiated by an antenna as a function of
the direction away from the antenna. This power variation as a function of the arrival angle is
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observed in the antenna’s far ﬁeld. The average radiation intensity U (watt per unit solid angle)
at a given distance r is
Uavg = r
2Pavg =
Prad
4π
(6.7)
6.2.5 Directivity
Directivity is a measure of the antenna to concentrate radiated power in a particular direction
and it is related to power density as
Dt (θ, φ) =
St (θ, φ)
Pavg
=
St (θ, φ)
Prad/ (4πr2)
(6.8)
6.2.6 Gain
The power gain G or simply gain is the ratio between the radiation intensity in a direction and
the radiation intensity to an isotropic loss free antenna with the same input power. It is related to
antenna efﬁciency and directivity as followed
G (θ, φ) = ηDt (θ, φ) (6.9)
6.3 Vivaldi Antennas
Impulse radio systems are carrier-free, thus distortion of the waveforms of the transmitted pulses
may signiﬁcantly degrade quality of wireless communications by impulse radio systems. These
features of the impulse transmission differentiate the design considerations of UWB antennas
for impulse radio systems from conventional narrowband and even broadband radio systems.
A Vivaldi antenna is formed by elliptically tapering the inner and outer edges of the slotline
conductors. Theoretically, Vivaldi antennas have an unlimited range of operating frequencies
with constant beamwidth over the entire bandwidth. In addition, a major advantage of this
antenna type is that the ultra wide bandwidth can be achieved using antipodal tapered proﬁles
and exponential tapered proﬁles with its inherently simple wideband transition from microstrip
line to parallel-strips [130]. As a result, the distortion in the waveform of radiated pulses by the
Vivaldi antenna is small making it a potential candidate for IR-UWB.
Two different Vivaldi antennas were fabricated on Rogers RO4350B substrate with a relative
constant of 3.48, thickness of 1.52 mm and loss tangent of 0.0031 [Paper X]. These antennas
were designed for ﬁrst derivative Gaussian pulse transmission. The pulses ﬁll a bandwidth
from 1 GHz to 5 GHz. To transmit and receive such short-duration Gaussian pulses, the wide
bandwidth of the antenna is crucial for reducing distortion. All parameters of the Vivaldi antennas
were optimized by Ansoft High Frequency Structure Simulator (HFSS) and then fabricated to
perform S-parameter measurements for validation. The measurement results are obtained using
ZVB 20 Vector Network Analyzer. Both antipodal and tapered slot Vivaldi antenna match the
feeding port to 50 Ω. They all have small dimensions and good performance.
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Figure 6.1: Structure and designed parameters of antipodal Vivaldi antenna.
6.3.1 Antipodal Vivaldi Antenna
The structure and designed parameters of the antipodal Vivaldi antenna are depicted in Fig. 6.1.
It comprises tapered radiating slot and feeding transition. A smooth transition between twin line
and microstrip line is used to remove the bandwidth limitation of transition in the conventional
Vivaldi antenna. The microstrip line and ground plane are on different sides of the substrate
and gradually ﬂare out in opposite directions to form the tapered slot. The symmetrical pair of
conductor serves as an impedance transformer, leading to gradual change of impedance from
50 Ω in the feed of the antenna to free space in the end. The assigned dimensions are developed
for the speciﬁed frequency band.
Since the antipodal Vivaldi antenna operate as a resonant antenna at the lower end of
frequency band, the antenna width W is determined based on lower edge operating frequency
fmin and effective dielectric constant εeff in the following equation [131]
W =
c
2× fmin ×√εeff (6.10)
Thus, an increased antenna width affects the lower end in its frequency band.
Measurement Results
Fig. 6.2 displays the top view and bottom view of the designed antipodal Vivaldi antenna. As
depicted in Fig. 6.3 and Fig. 6.4, the antipodal Vivaldi antenna presents good return loss better
than -10 dB over the wide bandwidth from 1 GHz to 5 GHz. In most of frequency band, VSWR
less than 1.5 indicating that the reﬂection coefﬁcient is less than 0.2 across the quoted frequency
range. Hence, of the power delivered to the antenna, only 4% of the power is reﬂected back to the
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Figure 6.2: Top view and bottom view of antipodal Vivaldi antenna.
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Figure 6.3: Measured return loss of antipodal Vivaldi antenna.
transmitter. Moreover, the ground plane around the feeding port is removed in this antenna. The
removal of the ground plane is derived from the investigation in [131]. This leads to an increase
of the impedance bandwidth without changing the radiation pattern. Consequently, measurement
results of S-parameters (S11, S12) and VSWR show that the antipodal Vivaldi antenna has a very
wide bandwidth and it can be used for applications using frequency bands up to 20 GHz. Fig. 6.5
is the phase behavior of the antenna. It can be seen that the antenna has a good linear phase
response.
The antenna gain versus frequency is given in table 6.1 and plotted in Fig. 6.6. The gain is
measured at the distance of 1 m. Overall, this antenna has high gain values as in most part of
the frequency band, the gain is higher than 6 dBi. For comparison, the small antipodal Vivaldi
antenna in [132] has the gain less than 6 dBi. Due to the lack of good facilities and measurement
conditions, only simulated radiation pattern of the antipodal Vivaldi antenna is given as shown
in Fig. 6.7. At 2 GHz, the half-power beamwidths are 100◦ in the E-plane/Azimuth and 80◦ in
the H-plane/Elevation. The designed antipodal Vivaldi antenna has a small backward radiation
in both E-plane plane and H-plane plane. As a result, its directivity is remarkably improved in
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Figure 6.4: Measured VSWR of antipodal Vivaldi antenna.
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Figure 6.5: Measured phase response of antipodal Vivaldi antenna.
Table 6.1: Measured gain values of antipodal Vivaldi antenna.
Freq (GHz) Gain (dBi) Freq (GHz) Gain (dBi)
1.00 4.10 3.20 10.20
1.20 3.20 3.40 9.80
1.40 3.10 3.60 8.00
1.60 3.60 3.80 6.50
1.80 5.80 4.00 6.40
2.00 7.70 4.20 7.30
2.20 8.20 4.40 6.70
2.40 10.60 4.60 6.50
2.60 9.20 4.80 5.00
2.80 9.20 5.00 5.50
3.00 9.20
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Figure 6.6: Measured gain versus frequency of antipodal Vivaldi antenna.
comparison with the antipodal Vivaldi antenna in [131] and in [132].
6.3.2 Tapered Slot Antenna
The geometry of a tapered slot Vivaldi antenna is shown in Fig. 6.8. Its tapered proﬁle is described
by an exponential function. The tapered slot Vivaldi antenna is excited via the microstrip-to-
slotline transition. The transition construction exploits wideband features of a microstrip radial
stub used as a virtual wideband short. The microstrip is virtually shunted to the second half of
the slotline metallization while the ﬁrst half serves as a ground metallization for the microstrip
line. It is necessary to transform the impedance of the input feeding microstrip line to the input
impedance of the transition. Therefore, the linear microstrip taper is used as the input impedance
transformer [132] [133]. Like the antipodal Vivaldi antenna, there is also a trade-off between the
antenna size and its bandwidth towards low frequency.
Measurement Results
The top and the bottom view of the fabricated tapered slot Vivaldi antenna is shown in Fig. 6.9.
Measured results in Fig. 6.10 and Fig. 6.11 show that this tapered slot Vivaldi antenna presents
good return loss better than -10 dB between 1 GHz and 5 GHz. This corresponds to VSWR less
than 2 for operation throughout the aimed frequency band. This antenna also has a good linear
phase response as displayed in Fig. 6.12. The designed antenna has small size of 113×150 mm2
while the antenna in [134] has 203×292 mm2.
The measured gain values at the distance of 1 m between two identical antennas are given in
table 6.2 and are plotted in Fig. 6.13. It can be seen that the gain values are higher than 8 dBi in
most part of the designed frequency band in comparison with the antenna in [135] achieving a
maximal gain values of 8 dBi. Fig. 6.14 displays the simulated radiation pattern of tapered slot
Vivaldi antenna at 2 GHz in both the E-and H-planes achieving by Ansoft HFSS. The half-power
beamwidths are 125◦ in the E-plane and 115◦ in the H-plane.
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Figure 6.7: Simulated radiation pattern of antipodal Vivaldi antenna.
Figure 6.8: Structure and designed parameters of tapered slot Vivaldi antenna.
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Figure 6.9: Top view and bottom view of tapered slot Vivaldi antenna.
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Figure 6.10: Measured return loss of tapered slot Vivaldi antenna.
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Figure 6.11: Measured VSWR of tapered slot Vivaldi antenna.
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Figure 6.12: Measured phase response of tapered slot Vivaldi antenna.
Table 6.2: Measured gain values of tapered slot Vivaldi antenna.
Freq (GHz) Gain (dBi) Freq (GHz) Gain (dBi)
1.00 3.80 3.20 10.20
1.20 3.10 3.40 10.10
1.40 3.30 3.60 8.40
1.60 10.70 3.80 7.50
1.80 8.80 4.00 7.60
2.00 8.40 4.20 8.10
2.20 9.80 4.40 8.20
2.40 5.60 4.60 7.90
2.60 9.00 4.80 5.90
2.80 9.50 5.00 4.90
3.00 10.10
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Figure 6.13: Measured gain versus frequency of tapered slot Vivaldi antenna.
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Figure 6.14: Simulated radiation pattern of tapered slot Vivaldi antenna.
Another version of tapered slot Vivaldi antenna with feeding port on back side were fabricated
on FR4 substrate as shown in Fig. 6.15. It obtains a similar performance as the one with feeding
on one side. An array of this antenna have been employed in another project for measurement of
a UWB beamformer as shown in Fig. 6.16.
6.4 Conclusion
Two types of Vivaldi antenna were designed on Rogers RO4350B substrate [Paper X]. They
were both tuned for the 1–5 GHz frequency band and show signiﬁcant gain. The proposed
antennas show low impulse distortion and the VSWR is less than 2 over the entire bandwidth.
Simulated and measured results indicate that antipodal Vivaldi antenna has to be larger than
tapered Vivaldi antenna in order to achieve a similar return loss. However, a very wide bandwidth
can easily achieve by the removal of the ground plane around the feeding port. Furthermore,
antenna gain value will be higher with a larger antenna for both types of Vivaldi antenna. There
are some trade-offs between the bandwidth and the gain as well as the size and the lower edge
operating frequency of Vivaldi antennas. The wide bandwidth of Vivaldi antenna is crucial for
reducing distortion. Besides, the high gain and high directivity lead to a decrease in energy
consumption as the radiated energy is directed towards targets instead of transmitting in all
directions.
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Figure 6.15: Top view and bottom view of tapered slot Vivaldi antenna with feeding on back side.
Figure 6.16: A UWB beamformer measurement setup using tapered slot Vivaldi antennas.
Chapter 7
IR-UWB RECEIVER FRONT-END FOR
WSN APPLICATIONS
7.1 Introduction
UWB technology is one of the candidates for short-range wireless communication due to its
extremely large bandwidth and low emission level allowed by the Federal Communications
Commission (FCC). There are two different approaches to utilize the 3.1–10.6 GHz UWB
band: multiband orthogonal frequency-division multiplexing (MB-OFDM) and impulse radio
(IR). The ﬁrst one uses MB-OFDM modulation with fourteen 528-MHz sub-bands and a fast
frequency-hopping scheme. Therefore, the carrier with a bandwidth of 528 MHz can hop to
one of fourteen channels that divided into four groups of three channels and one group of two
channels. MB-OFDM approach has the best potential for very high rate up to 480 Mb/s and
allows for good coexistence with narrowband systems. In addition, due to the increased length
of the OFDM symbol period, the modulation method can successfully reduce the effects of
inter-symbol interference (ISI). Nevertheless, this robust multipath tolerance comes at the price
of increased transceiver complexity, the need to combat inter-carrier interference (ICI) and tighter
linear constraint on amplifying circuit elements.
On the other hand, IR is a particular form of UWB signaling in which baseband pulses of
extremely short duration, typically on the order of nanosecond or sub-nanosecond, are transmitted.
Therefore, the energy of the radio signal is spread over a bandwidth of several gigahertz [136].
The shape of the pulse is very important as it speciﬁes the frequency spectrum of the transmitted
signal to ensure that the maximum emitted power is within the FCC-allocated frequency mask.
The information is modulated directly into the sequence of pulses. Typically, one pulse carries
the information for one bit. Data could be modulated using either pulse amplitude modulation
(PAM) or pulse position modulation (PPM). Multiple users can be supported using the time-
hopping or direct-sequence spreading approaches. IR scheme does not require carriers or any IF
processing and hence greatly reduces the transceiver complexity and overall power consumption.
Therefore, IR-UWB has been increasingly popular for low power, low cost applications making
it a potential candidate for WSN applications requiring low data rate, in the range of 0.1-10 Mb/s.
Moreover, multi-path interference like fading can be avoided, but a major challenge is the strong
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power-limitations. Due to the aforementioned beneﬁts, IR-UWB has been selected as a physical
layer by IEEE 802.15.4a for the purpose of precise ranging and low data-rate communication.
This chapter proposes an IR-UWB receiver front-end covering the frequency band of
3–5 GHz for the CTBV ranging system. All the building blocks have been presented in the
previous chapters are put in together to form the proposed receiver front-end [Paper I][Paper
II][Paper IV][Paper X].
7.2 Building Blocks
7.2.1 Antenna
A tapered slot Vivaldi antenna was fabricated on Rogers RO4350B substrate with a relative
constant of 3.48, thickness of 1.52 mm and loss tangent of 0.0031. The antenna is ﬁrst designed
for the bandwidth from 1 GHz to 5 GHz. However, it is still suitable for the proposed receiver
front-end. Unwanted signals received from the antenna will be ﬁltered out by the following BPF.
Measured voltage standing wave ratio (VSWR) is well below 2 over the entire of the desired
bandwidth. Other characteristics of the antenna were presented in [Paper X]. Two tapered slot
Vivaldi antennas have been using for communication between two CTBV ranging transceivers.
7.2.2 LNA
The proposed LNA topology is a cascade of CG ampliﬁer and cascode CS ampliﬁer. The goal
is to adopt the advantages of both CGLNA and noise cancellation technique. The CS stage
provides wideband input matching while the cascode CS ampliﬁer contributes gain and cancels
the ﬁrst-stage noise. The input of the LNA is matched to 50 Ω enabling matching to the RX
antenna. The LNA ampliﬁes the received pulses to a suitable level for signal processing, as well
as to provide enough gain to minimize the noise contribution of subsequent stages, speciﬁcally,
the BPF. The LNA was designed in TSMC 90 nm CMOS. According to post-layout simulation
results, The LNA achieves a peak gain of 17 dB over a -3 dB bandwidth of 3–5 GHz and a NF
of 2.5–3.5 dB. It consumes 12.5 mW from a 1.2 V supply voltage and occupies an area of 0.42
mm2 [Paper II].
7.2.3 Band-Pass Filter
Following the LNA is an inductorless tunable switched-capacitor band-pass ﬁlter based on
N-path periodically time-variant networks. It is designed to reject out-of-band interferers. The
ﬁlter prototype was fabricated in 90 nm CMOS and occupies a chip area of 0.004 mm2. It
archives a -3 dB bandwidth of 2 GHz while the center frequency can be tuned from 4 GHz to
4.4 GHz. Power consumption is 1.1 mW from a 1.2 V supply voltage and the performance was
demonstrated in [Paper I].
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7.2.4 Quadrature Downconversion Mixer
The RF signals ampliﬁed by the LNA are then downconverted to baseband by a mixer. Down-
conversion of any asymmetrically-modulated signal to a zero IF leads to self-corruption unless
the baseband signals are separated by their phases, thus a quadrature mixer is necessary. The
proposed quadrature mixer is a wideband modiﬁed Gilbert Cell mixer with the two quadrature
pairs sharing the same input transconductor. It multiplies the received pulse with a locally
template pulse generated by a quadrature voltage-controlled oscillators (QVCO). The proposed
QVCO consists of two identical complementary cross-coupled LC oscillators being coupled
through cascode transistors. Post-layout simulation results show that the LO frequency can be
varied between 3.4 GHz and 4.6 GHz with respect to varactor control voltage. The quadrature
mixer exhibits an IIP3 of 0.5 dBm at 4 GHz while the conversion gain is 8±1 dB and noise
ﬁgure is 6-8 dB over the entire bandwidth from 1 GHz to 6 GHz. The proposed mixer consumes
a total power of 6.2 mW including the QVCO dissipation and occupies an area of 0.03 mm2
while the QVCO occupies an area of 0.2 mm2 [Paper II].
7.2.5 Quantizer
An essential building block in the proposed IR-UWB receiver front-end is a single-bit quantizer
or thresholder continuously comparing the incoming signal to a threshold voltage, giving a binary
or digital output of the sign of the comparison. After I/Q downconversion, the baseband signals
are ampliﬁed and quantized with a tunable threshold. The thresholding operation in the quantizer
is a single-bit quantization process because the SNR is often quite low (<1). The proposed
quantizer was presented in [Paper IV]. Measurement results show that the stand-alone quantizer
achieves a -3 dB bandwidth covering a spectrum from 10 MHz to 2.7 GHz. The overall gain
can be varied from 23 dB to 33 dB while the NF is between 7 dB and 10 dB. The quantizer core
occupies an area of 0.04 mm2 and consumes a power of 4.8 mW from a 1.2 V supply voltage.
7.3 Proposed IR-UWB Receiver Front-End
The proposed IR-UWB receiver front-end is depicted in Fig. 7.1 targeted for low band of UWB
spectrum from 3 GHz to 5 GHz [Paper II]. It consists of an antenna, a low noise ampliﬁer
(LNA), a band-pass ﬁlter (BPF), a downconversion quadrature mixer, a low-pass ﬁlter (LPF), a
differential-to-single-ended (D-to-S) converter and a single-bit quantizer. After being ampliﬁed
and ﬁltered by the LNA and BPF, respectively, the RF signal is then downconverted to baseband
by the downconversion quadrature mixer. The second-order RC LPF loads the mixer further
rejecting strong out-of-band interference and suppressing the high-frequency pulse signals that
leak through the mixer. The signal is then fed to the D-to-S converter which performs differential
to single-ended conversion and is ﬁnally quantized by the single-bit quantizer.
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Figure 7.1: The IR-UWB receiver front-end architecture.
7.3.1 Post-Layout Simulation Results
The proposed IR-UWB receiver front-end has been realized in 90 nm CMOS provided by TSMC
and the performance was veriﬁed by post-layout simulation. The active area is 0.9 mm2 as
shown in Fig. 7.2. Fig. 7.3 plots the front-end conversion gain as a function of the RF input
frequency in the highest gain mode. The receiver front-end obtains a peak gain of 45 dB over
the bandwidth of 3–5 GHz. Fig. 7.4 demonstrates the performance of the front-end when a ﬁfth
derivative Gaussian pulse (Fig. 7.4a) is applied at its input. The pulse ﬁlls a bandwidth from
3.1 GHz to 5.4 GHz. The input signal is downconverted to baseband and then ﬁltered out by
the mixer and LPF, respectively, as illustrated in Fig. 7.4b. Depend on the threshold levels of
the quantizer, CTBV signals should appear at the output of the receiver. When the threshold
current, Ith is equal or smaller than 50 μA, the threshold is set above the input signal. As a result,
the output of the receiver is always at low level (Fig. 7.4c). Conversely, when Ith is equal or
greater than 55 μA corresponding to the threshold is below the input signal, the output is always
at high level (Fig. 7.4h). When the threshold current is somewhere between these two values,
the input signal is quantized as can be seen from Fig. 7.4d to Fig. 7.4g. The optimal threshold
value for the quantizer is a trade-off between noise and shorter pulse width signals, which is an
iterative process to ﬁx. Also the dependency of temperature and process variation complicates
this process. Hence the threshold is set high enough to get rid most of the noise and other ringing
effects. The receiver front-end consumes a total power of 26.6 mW from a 1.2 V supply voltage.
It exhibits a NF of 8–9 dB while the input return loss, S11 ≤ -12 dB over 3–5 GHz bandwidth.
Table 7.1 summarizes the performance of the proposed receiver front-end and compares it to
other published designs operating in a similar frequency range. For fair comparisons, the receiver
sensitivity is normalized to 1 Mb/s at 10−3 BER. A fully integrated low-power UWB receiver
is demonstrated in [139]. It can process pulses with 500 MHz to 2 GHz bandwidth due to a
variable channel select ﬁlter. In [142] a multi-stage differential inverter-based RF front end with
a resonant LC load is proposed to improve energy efﬁciency.
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Figure 7.2: The layout of the proposed IR-UWB receiver front-end.
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Figure 7.3: The simulated conversion gain of the IR-UWB receiver front-end in the highest gain mode.
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Figure 7.4: The simulated performance of the proposed IR-UWB receiver front-end.
Table 7.1: Comparison with the previous published IR-UWB receiver front-ends
Ref. CMOS tech. Die area Power cons. Gain S11 NF Sensitivity
(mm2) (mW) (dB) (dB) (dB) (dBm)
[139] 0.18 μm - 28.8 25 ≤ -10 8 –
[140] 90 nm 2.2 – 40 ≤ -10 8.6 -89
[141] 90 nm 1.1 16.3 0–18 ≤ -10 8.5 -89
[142] 90 nm 2.25 22.5 6–45 ≤ -7.8 7.7–9.1 -88
This work 90 nm 0.9 26.6 35–45 ≤ -12 8–9 -89
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7.4 Conclusion
In this chapter, we have presented a solution for IR-UWB receiver front-end targeted for low
band of UWB spectrum from 3 GHz to 5 GHz [Paper II]. Compared to other published designs,
our proposed UWB receiver front-end offer the advantage of smaller die areas, simpler designs
and no external components. The proposed IR-UWB receiver front-end is highly appreciated for
such applications requiring low-power low data-rate communication over relative short distances
like WSNs. The performances of the proposed front-end were veriﬁed by post-layout simulation
results and are competitive to other state-of-the-art IR-UWB receiver front-ends in CMOS.
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Chapter 8
CONCLUSION AND FUTURE WORKS
8.1 Conclusion
Precision ranging is a key factor for localization in WSNs. Most reported ranging solutions
are limited by clock frequency or clock synchronization. With the combination of CTBV
technique and the IR-UWB technology, we propose a promising approach towards high precision
positioning combined with communication. The main goal of this thesis is to develop an IR-UWB
receiver front-end covering the frequency band of 3–5 GHz for the CTBV ranging system [Paper
II]. The proposed IR-UWB receiver front-end has been realized in 90 nm CMOS technology
intended for high-precision low-power low data-rate communication over a relative short range
for WSN applications such as ranging and localization. All building blocks include antenna,
LNA, band-pass ﬁlter, downconversion quadrature mixer and single-bit quantizer have been
discussed in detail in previous chapters. The contributions of this work have been published in
proceedings of conferences [Paper I–X] and can be summarized as follows
UWB Band-Pass Filter
Typically, off-chip passive ﬁlters like surface acoustic wave (SAW) ﬁlters are used as preselect
ﬁlters in receiver front-ends. However, the demand for fully integrated systems is favouring
solutions with no external components. There are various ﬁlter types that are appropriate for the
implementation of RF on-chip BPFs include bulk acoustic wave (BAW) ﬁlters, active-RC ﬁlters,
LC ﬁlters–often with Q-enhancement techniques, gm-C ﬁlters and N-path ﬁlters. Each topology
has distinct advantages and limitations. The N-path ﬁlter is chosen in this design since it can
realize a band-pass ﬁlter whose center frequency can be tunable by simple tuning scheme. In
addition, it can be implemented in inductorless conﬁguration for saving chip area that is suitable
for low-cost applications. Two solutions for SC ﬁlters based on N-path periodically time-variant
networks have been demonstrated in standard 90 nm CMOS technology [Paper I][Paper V].
These ﬁlters basically transfer the low-pass characteristic of a network to a band-pass one by
means of frequency mixers. As a part of the ﬁlter, novel multiphase clock generators are proposed
suitable for RF frequencies. The multiphase clock generators are built with digital logic gates,
thus can be easily scaled to ﬁner pitch technology. The ﬁlter is compact, suitable for standard
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digital technology and can be fully integrated without any external clock reference. This ﬁlter is
competitive to other start-of-the-art tunable band-pass ﬁlters and could substitute passive SAW
ﬁlters for broadband wireless radio-communication.
UWB Continuous-Time Single-Ended Quantizer
An essential building block in the proposed IR-UWB receiver front-ends is a single-bit quantizer
or thresholder continuously comparing the incoming signal to a threshold voltage, giving a
binary or digital output of the sign of the comparison which is CTBV signal. The optimal
threshold value of the quantizer is a trade-off between noise and the narrow pulse width signals.
Best solution is to set the threshold high enough to get rid most of the noise and other ringing
effects. Quantization performance can be obtained with a high-gain comparator. Conventional
comparators are mostly based on cross-coupled inverters (latch) to force a fast decision due
to positive feedback combined with a clocked reset, but such an approach cannot be used for
continuous time systems. Four different architectures of continuous-time single-bit quantizers
with tunable thresholds are proposed including both single-ended [Paper IV][Paper IX] and
differential approach [Paper III][Paper VII]. By avoiding a high frequency sampling clock,
power consumption is reduced and fully integrated is possible. For quantization performance,
linearity is insigniﬁcant. Therefore, in the design of all quantizers, gain and noise performance
are optimized trading off linearity.
UWB Low Noise Ampliﬁer
A 3–5 GHz LNA has been demonstrated in 90 nm CMOS technology [Paper II]. The input
CG stage has been exploited together with noise-cancelling technique to obtain broadband
input matching and noise cancellation simultaneously. The CG stage with low input impedance
characteristic provides broadband impedance matching without many extra components. Using
an additional auxiliary ampliﬁer which senses the signal and noise voltage then combining
the outputs of the main and the auxiliary ampliﬁer, the thermal noise from the output of CG
stage can be suppressed while simultaneously adding the signal contributions constructively.
Resonant RLC loads are used instead of non-resonant loads as they offer superior gain in the
3-to-5 GHz frequencies band at the same power consumption and also have a second order
band-pass characteristic which rejects out-of-band interferers.
Downconversion Quadrature Mixer
Linearity requirement has a large impact on the choice of mixer topologies. When linearity
considerations are insigniﬁcant, Gilbert Cell mixers can be employed instead of other topologies
for superior noise and gain characteristics. A modiﬁed Gilbert Cell mixer with two quadrature
pairs sharing the same input transconductor was designed using TSMC 90 nm CMOS technology
[Paper II]. Compared to double-balanced Gilbert Cell based mixer adopting two separate
transconductors, this proposed mixer allows a higher switching pair current gain. In addition,
the parasitic capacitance loading the previous stage is minimized for the same transconductance
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gain. The choice of a single-balanced topology instead of its double-balanced alternative is due
to the following reasons. First, this avoids a single-to-differential converter required after the
LNA, which increases power consumption. Second, the single-balanced architecture introduces
less input-referred noise compared to double-balanced one. Along with the mixer is an on-
chip QVCO based on two complementary cross-coupled LC oscillators. The complementary
conﬁguration is exploited to increase the amplitude oscillation as well as reduce phase noise.
UWB Antennas
UWB systems without any carriers require special considerations for antenna design. From a
systems point of view, UWB antenna systems should transmit and receive high-quality signals
for high SNR at a receiver. For impulse radio systems, distorted waveforms of received pulses at
a receiver will degrade the SNR. Two different types of UWB Vivaldi antenna were fabricated on
Rogers RO4350B substrate for 1–5 GHz frequency band [Paper X]. Both antennas reveal small
distortion on the transmission of ﬁfth derivative Gaussian pulse. In the design of the antipodal
Vivaldi antenna, the ground plane around the feeding port is removed to increase the impedance
bandwidth without changing the radiation pattern. The tapered slot Vivaldi antennas are designed
with feeding port on one side and feeding port on back side suitable for different applications.
8.2 Future Works
The importance of localization or positioning in WSN nodes is currently an important research
topic. The CTBV ranging system is still in its infancy, thus there is probably several undiscovered
ways to improve it. One of the way is improving the IR-UWB receiver front-end. In the following,
a brief list of speciﬁc topics that may be investigated further is given.
UWB Continuous-Time Single-Ended Quantizer
To overcome the conventional limits on bandwidth, several bandwidth enhancement techniques
using inductors can be utilized trading off chip areas and peaking in the magnitude responses.
From the other hand, during measurement of the differential quantizer [Paper III], it sometimes
exhibits instability when the two outputs were at rail voltages. This phenomenon may be caused
by DC offset as a result of device mismatch between the two MOSFETs of the differential
pair or the asymmetry in the layout for two paths of the differential signals. Therefore, in
the cascade of direct-coupled ampliﬁers, the DC offset may drive the following stages out of
linear operation. The DC offset also limits the minimum signal level that can be detected. The
differential quantizer performance can be improved by applying an offset cancellation technique.
Besides, alternative thresholding solutions like automatic thresholding can be explored
instead of linear sweeps. An automatic-threshold differential quantizer is proposed in Fig. 8.1.
In this conﬁguration, the differential thresholds are set automatically by the feedback loops to
ensure that only 1% of the input signal level will pass the threshold.
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Figure 8.1: The proposed automatic-threshold differential quantizer.
UWB Band-Pass Filter
The measured NF of the 5-path BPF is approximately 14 dB. This high NF is due to the high
ﬁlter’s insertion loss (12 dB) as a result of input mismatching. In order to reduce the insertion
loss as well as NF of this BPF, a suitable input matching network should be applied. In addition,
the mega buffer needs to be redesigned to operate up to 7 GHz.
Bibliography
[1] M. Ghavami, L. B. Michael and R. Kohno, "Ultra Wideband: Signals and Systems in
Communication Engineering, 2nd Edition," John Wiley & Sons Inc., Publications, 2007.
[2] W. P. Siriwongpairat and K. J. R. Liu, "Ultra-Wideband-Communications Systems: Multi-
band OFDM Approach," Wiley series in telecommunications & Singal Processing, 2008.
[3] Intel Corporation, "Ultra-Wideband (UWB) Technology: Enabling high-speed wireless
personal area networks," White Paper, Information Series, 2004.
[4] Z. Sahinoglu, S. Gezici and I. Guvenc, "Ultra-Wideband Positioning Systems - Theoretical
Limits, Ranging Algorithms, and Protocols," Cambridge University Press, 2008.
[5] H. A. Hjortland and T. S. Lande, "CTBV Integrated Impulse Radio Design for Biomedical
Applications," IEEE Transactions on Biomedical Circuits and Systems, vol. 3, no. 2, pp.
79-88, April 2009.
[6] L. Stoica, A. Rabbachin and I. Oppermann, "A Low-Complexity Noncoherent IR-UWB
Transceiver Architecture With TOA Estimation," IEEE Transactions on Microwave Theory
and Techniques, vol. 54, no. 4, pp. 1637-1646, April 2006.
[7] L. Stoica, A. Rabbachin, H. O. Repo, T. S. Tiuraniemi and I. Oppermann, "An Ultrawide-
band System Architecture for Tag Based Wireless Sensor Networks," IEEE Transactions
on Vehicular Technology, vol. 54, no. 5, pp. 1632-1645, September 2005.
[8] R. Dokania, X. Wang, S. Tallur and A. Apsel, "A 19uW, 100kbps Impulse Radio
Transceiver for Body-Area-Networks," 2010 IEEE International Symposium on Circuits
and Systems (ISCAS 2010), pp. 325-328, May 2010.
[9] Y. Shim, S. Yuwono, S. J. Kim, J. M. Kim, S. K. Han, S. G. Lee and D. S. Ha, "A 520
pJ/pulse IR-UWB Radar for Short Range Object Detection," 2011 IEEE Radio Frequency
Integrated Circuits Symposium (RFIC 2011), pp. 1-4, 2011.
[10] D. Lachartre, B. Denis, D. Morche, L. Ouvry, M. Pezzin, B. Piaget, J. Prouvee and P.
Vincent, "A 1.1nJ/b 802.15.4a-Compliant Fully Integrated UWB Transceiver in 0.13um
CMOS," 2009 IEEE International Solid-State Circuits Conference (ISSCC) Digest of
Technical Papers, pp. 312-313, February 2009.
122 BIBLIOGRAPHY
[11] X. Yin, J. Bauwelinck, G. Torfs, P. Demuytere, J. Vandewege, H. Tubbax, J. Wouters,
P. Debacker, J. Olbrechts, P. Spiessens, F. Stubbe and J. Danneels, "Embedded Ranging
System in ISM Band," Electronics Letters, vol. 44, no. 27, pp. 1043-1044, August 2008.
[12] Y. J. Zheng, S. X. Diao, C. W. Ang, Y. Gao, F. C. Choong, Z. Chen, X. Liu, Y. S. Wang,
X. J. Yuan and C. H. Heng, "A 0.92/5.3nJ/b UWB Impulse Radio SoC for Communication
and Localization," 2010 IEEE International Solid-State Circuits Conference (ISSCC)
Digest of Technical Papers, pp. 230-231, February 2010.
[13] H. A. Hjortland, D. T. Wisland, T. S. Lande, C. Limbodal and K. Meisal, "Thresholded
Samplers for UWB Impulse Radar," 2007 IEEE International Symposium on Circuits and
Systems (ISCAS 2007), pp. 1210-1213, May 2007.
[14] Oyvind Dahl, H. A. Hjortland, T. S. Lande and D. T. Wisland, "Close Range Impulse Radio
Beamformer," The 2009 IEEE International Conference on Ultra Wideband (ICUWB
2009), pp. 205-209, September 2009.
[15] J. Y. Lee and R. A. Scholtz, "Ranging in a Dense Multipath Environment Using an UWB
Radio Link," IEEE Journal on Selected Areas in Communications, vol. 20, no. 9, pp.
1677-1683, December 2002.
[16] S. Sudalaiyandi, H. A. Hjortland, T. A. Vu, O. Naess, T. S. Lande and S. E. Hamran, "Live
Demonstration: IR-UWB Transceiver with Localization Based on ToF Technique Suitable
for Wireless Capsule Endoscopy," The 2012 IEEE Biomedical Circuits and Systems
Conference (BioCAS 2012), November 2012.
[17] H. Arslan, Z. N. Chen and M. G. D. Benedetto, "Ultra Wideband Wireless Communica-
tion," John Wiley & Sons Inc., Publications, 2006.
[18] K. K. Lee, M. Z. Dooghabadi, H. A. Hjortland, O. Naess and T. S. Lande, "A 5.2 pJ/Pulse
Impulse Radio Pulse Generator in 90 nm CMOS," 2011 IEEE International Symposium
on Circuits and Systems (ISCAS 2011), pp. 1299-1302, May 2011.
[19] S. Sudalaiyandi, T. A. Vu, H. A. Hjortland, O. Naess, T. S. Lande and S. E. Hamran,
"Continuous-Time Symbol Detector for IR-UWB Rake Receiver in 90 nm CMOS," The
2012 IEEE Asia Paciﬁc Conference on Circuits and Systems (APCCAS 2012), pp. 487-
490, December 2012.
[20] S. Sudalaiyandi, T. A. Vu, H. A. Hjortland, O. Naess, T. S. Lande and S. E. Hamran,
"Continuous-Time Single-Symbol IR-UWB Symbol Detection," The 2012 IEEE Interna-
tional System-on-Chip Conference (SoCC 2012), pp. 198-201, September 2012.
[21] S. Sudalaiyandi, M. Z. Dooghabadi, T. A. Vu, H. A. Hjortland, O. Naess, T. S. Lande and
S. E. Hamran, "Power-efﬁcient CTBV symbol detector for UWB applications," The 2010
IEEE International Conference on Ultra Wideband (ICUWB 2010), pp. 1-4, September
2010.
BIBLIOGRAPHY 123
[22] Y. W. Li, K. L. Shepard and Y. P. Tsividis, "A continuous-time programmable digital
ﬁr ﬁlter," 2005 Custom Integrated Circuits Conference (CICC 2005) Symposium, pp.
695-698, September 2005.
[23] B. Schell and Y. Tsividis, " A Continuous-Time ADC/DSP/DAC System With No Clock
and With Activity-Dependent Power Dissipation," IEEE Journal of Solid-State Circuits,
vol. 43, no. 11, pp. 2472-2481 , November 2008.
[24] A. E. Oualkadi, M. E. Kaamouchi, J. M. Paillot, D. V. Janvier and D. Flandre, "Fully
Integrated High-Q Switched Capacitor Bandpass Filter with Center Frequency and Band-
width Tuning," 2007 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2007),
pp. 681-684, 2007.
[25] M. Darvishi, R. V. D. Zee, E. A. M. Klumperink and B. Nauta, "Widely Tunable 4th Order
Switched Gm-C Band-Pass Filter Based on N-Path Filters," IEEE Journal of Solid-State
Circuits, vol. 47, no. 12, pp. 3105-3119, December 2012.
[26] A. Mirzaei and H. Darabi, "Analysis of Imperfections on Performance of 4-Phase Passive-
Mixer-Based High-Q Bandpass Filters in SAW-Less Receivers," IEEE Transactions on
Circuits and Systems - I: Regular Papers, vol. 58, no. 5, pp. 879-892, May 2011.
[27] A. Ghaffari, E. A. M. Klumperink, M. C. M. Soer and B. Nauta, "Tunable High-Q N-Path
Band-Pass Filters: Modeling and Veriﬁcation," IEEE Journal of Solid-State Circuits, vol.
46, no. 5, pp. 998-1010, May 2011.
[28] A. W. Buchwald, K. W. Martin, A. K. Oki and K. W. Kobayashi, "A 6-GHz Integrated
Phase-Locked Loop Using AlGaAs/GaAs Heterojunction Bioplar Transistor," IEEE Jour-
nal of Solid-State Circuits, vol. 27, no. 2, pp. 1752-1762, December 1992.
[29] D. C. V. Grunigen, R. P. Sigg, J. Schmid, G. S. Moschytz and H. Melchior, "An Integrated
CMOS Switched-Capacitor Bandpass Filter Based on N-Path and Frequency-Sampling
Principles," IEEE Journal of Solid-State Circuits, vol. 18, no. 6, pp. 753-761, December
1983.
[30] B. Razavi, "RF Microelectronics, Second Edition," Prentice Hall Communications Engi-
neering and Emerging Technologies Series, 2012.
[31] S. A. Wartenberg and J. R. Hauser, "Substrate Voltage and Accumulation-Mode MOS
Varactor Capacitance," IEEE Transactions on Electron Devices, vol. 52, no. 7, pp. 1563-
1567, July 2005.
[32] W. Fichtner and H.W. Potzl, "MOS Modelling by Analytical Approximations. I. Subthresh-
old Current and Threshold Voltage," International Journal of Electronics, vol. 46, no. 1,
pp. 33-55, August 1979.
[33] B. Razavi, "A Study of Phase Noise in CMOS Oscillators," IEEE Journal of Solid-State
Circuits, vol. 31, no. 3, pp. 331-343, March 1996.
124 BIBLIOGRAPHY
[34] B. Georgescu, I. G. Finvers and F. Ghannouchi, "A 2 GHz Q-Enhanced Active Filter
With Low Passband Distortion and High Dynamic Range," IEEE Journal of Solid-State
Circuits, vol. 41, no. 9, pp. 2029-2039, September 2006.
[35] F. Dulger, E. S. Sinencio and J. S. Martinez, "A 1.3-V 5-mW Fully Integrated Tunable
Bandpass Filter at 2.1 GHz in 0.35-um CMOS," IEEE Journal of Solid-State Circuits, vol.
38, no. 6, pp. 918-928, June 2003.
[36] A. N. Mohieldin, E. S. Sinencio and J. S. Martinez, "A 2.7-V 1.8-GHz Fourth-Order
Tunable LC Bandpass Filter Based on Emulation of Magnetically Coupled Resonators,"
IEEE Journal of Solid-State Circuits, vol. 38, no. 7, pp. 1172-1181, July 2003.
[37] X. He and W. B. Kuhn, "A 2.5-GHz Low-Power, High Dynamic Range, Self-Tuned Q-
Enhanced LC Filter in SOI," IEEE Journal of Solid-State Circuits, vol. 40, no. 8, pp.
1618-1628, August 2005.
[38] http://www.novelda.no/
[39] S. Sudalaiyandi, H. A. Hjortland, T. A. Vu, O Naess, T. S. Lande and S. E. Hamran,
"Continuous-Time High-Precision IR-UWB Ranging-System in 90 nm CMOS," IEEE
Asian Solid-State Circuits Conference 2012 (A-SSCC 2012), pp. 1-4, November 2012.
[40] S. Park, Y. Palaskas and M. P. Flynn, "A 4GS/s 4b Flash ADC in 0.18um CMOS," 2006
IEEE International Solid-State Circuits Conference - Digest of Technical Papers, pp.
570-571, 2006.
[41] Y. C. Hung and B. D. Liu, "1-V CMOS Comparator for Programmable Analog Rank-
Order Extractor," IEEE Transactions on Circuits and Systems I: Fundamental Theory and
Applications, vol. 50, oo. 5, pp. 673-677, 2003.
[42] B. Wicht, T. Nirschl and D. S. Landsiedel, "Yield and Speed Optimization of a Latch-Type
Voltage Sense Ampliﬁer," IEEE Journal of Solid-State Circuit, vol. 39, pp. 1148-1158, no.
7, 2004.
[43] Y. Okaniwa, H. Tamura and M. Kibune, "A 40-Gb/s CMOS Clocked Comparator With
Bandwidth Modulation Technique," IEEE Journal of Solid-State Circuit, vol. 40, no. 8, pp.
1680-1687, August 2005.
[44] B. Goll and H. Zimmermann, "A 0.12um CMOS Comparator Requiring 0.5V at 600MHz
and 1.5V at 6GHz," 2007 IEEE International Solid-State Circuits Conference - Digest of
Technical Papers, pp. 316-317, February, 2007.
[45] B. Goll and H. Zimmermann, "A 65nm CMOS Comparator with Modiﬁed Latch to Achieve
7GHz/1.3mW at 1.2V and 700MHz/47uW at 0.6V," 2009 IEEE International Solid-State
Circuits Conference - Digest of Technical Papers, pp. 328-329, February 2009.
[46] T. Maekawa, S. Amakawa, N. Ishihara and K. Masu, "Design of CMOS Inverter-Based
Output Buffers Adapting the Cherry-Hooper Broadbanding Technique," The 2009 Eu-
ropean Conference on Circuit Theory and Design (ECCTD 2009), pp. 511-514, August
2009.
BIBLIOGRAPHY 125
[47] C. H. Wu and C. H. Lee and W. S. Chen and S. I. Liu, "CMOS Wideband Ampliﬁers Using
Multiple Inductive-Series Peaking Technique," IEEE Journal of Solid-State Circuit, vol.
40, no. 2, pp. 548-552, February 2005.
[48] S. F. Chao, J. J. Kuo, C. L. Lin, M. D. Tsai and H. Wang, "A DC-11.5GHz Low-Power,
Wideband Ampliﬁer Using Splitting-Load Inductive Peaking Technique," IEEE Microwave
and Wireless Components Letters, vol. 18, no. 7, pp. 482-484, July 2008.
[49] Y. Wang, B. Afshar and T. Y. Cheng, V. Gaudet and A. M. Niknejad, "A 2.5mW In-
ductorless Wideband VGA with Dual Feedback DC-Offset Correction in 90nm CMOS
Technology," 2008 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2008),
pp. 91-94, June 2008.
[50] C. H. Wu, C. S. Liu and S. I. Liu, "A 2GHz CMOS Variable-Gain Ampliﬁer with 50dB
Linear-in-Magnitude Controlled Gain Range for 10Gbase-LX4 Ethernet," 2004 IEEE
International Solid-State Circuits Conference - Digest of Technical Papers, pp. 484-541,
February 2004.
[51] H. Lee, K. Lee and S. Hong, "A Wideband CMOS Variable Gain Ampliﬁer with an
Exponential Gain Control," IEEE Transactions on Microwave Theory and Techniques,
vol. 55, no. 6, pp. 1363-1373, June 2007.
[52] S. Lou and H. C. Luong, "A Wideband CMOS Variable-Gain Low-Noise Ampliﬁer for Ca-
ble TV Tuners," 2005 IEEE Asian Solid-State Circuit Conference, pp. 181-184, November
2005.
[53] T. H. Teo, M. A. Arasu, W. G. Yeoh and M. Itoh, "A 90nm CMOS Variable-Gain Ampliﬁer
and RSSI Design for Wide-band Wireless Network Application," The 32nd European
Solid-State Circuit Conference, pp. 86-89, September 2006.
[54] R. Goyal, "High-Frequency Analog Integrated Circuit Design," Willey Series in Mi-
crowave and Optical Engineering, 1995.
[55] R. Schaumann and M.E. Valkenburg, "Design of Analog Filters," New York: Oxford
University Press, 2001.
[56] S. Galal and B. Razavi, "A 40Gb/s Ampliﬁer and ESD Protection Circuit in 0.18um CMOS
Technology," 2004 IEEE International Solid-State Circuits Conference (ISSCC) Digest of
Technical Papers, pp. 480-481, February 2004.
[57] Sudip Shekhar, Jeffrey S. Walling and David J. Allstot, "Bandwidth extension techniques
for CMOS ampliﬁers," IEEE Journal of Solid-State Circuits, vol. 41, no. 11, pp. 2424-2439,
November 2006.
[58] B. Analui and Ali Hajimiri, "Bandwidth Enhancement for Transimpedance Ampliﬁers,"
IEEE Journal of Solid-State Circuits, vol. 39, no. 8, pp. 1263-1270, August 2008.
[59] T. H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits, Second Edition,"
Cambridge University Press, 2004.
126 BIBLIOGRAPHY
[60] T. K. K. Tsang, K. Y. Lin and M. N. El-Gamal, "Design Techniques of CMOS Ultra-Wide-
Band Ampliﬁers for Multistandard Communications," IEEE Transactions on Circuits and
Systems - II: Express Briefs, vol. 55, no. 3, pp. 214-218, March 2008.
[61] Y. Lin, C. Z. Chen, H. Y. Yang, C. C. Chen, J. H. Lee, G. W. Huang and S. S. Lu, "Analysis
and Design of a CMOS UWB LNA With Dual-RLC-Branch Wideband Input Matching
Network," IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 2, pp.
287-296, February 2010.
[62] K. C. He, M. T. Li, C. M. Li and J. H. Tarng, "Parallel-RC Feedback Low-Noise Ampliﬁer
for UWB Applications," IEEE Transactions on Circuits and Systems - II: Express Briefs,
vol. 57, no. 8, pp. 582-586, August 2010.
[63] A. Meaamar, C. C. Boon, Kiat Seng Yeo and M. A. Do, "A Wideband Low Power Low-
Noise Ampliﬁer in CMOS Technology," IEEE Transactions on Circuits and Systems - I:
Regular Papers, vol. 57, no. 4, pp. 773-782, April 2010.
[64] H. K. Chen, D. C. Chang, Y. Z. Juang and S. S. Lu, "A Compact Wideband CMOS
Low-Noise Ampliﬁer Using Shunt Resistive-Feedback and Series Inductive-Peaking Tech-
niques," IEEE Microwave and Wireless Components Letters, vol. 17, no. 8, pp. 616-618,
August 2007.
[65] Q. T. Lai and J. F. Mao, "A 0.5-11 GHz CMOS Low Noise Ampliﬁer Using Dual-Channel
Shunt Technique," IEEE Microwave and Wireless Components Letters, vol. 20, no. 5, pp.
280-282, May 2010.
[66] J. Paramesh and D. J. Allstot, "Analysis of the Bridged T-Coil Circuit Using the Extra-
Element Theorem," IEEE Transactions on Circuits and Systems - II: Express Briefs, vol.
53, no. 12, pp. 1408-1412, December 2006.
[67] Jaeha Kim, J. K. Kim, B. J. Lee and D. K. Jeong, "Design Optimization of On-Chip
Inductive Peaking Structures for 0.13-um CMOS 40-Gb/s Transmitter Circuits," IEEE
Transactions on Circuits and Systems - I: Regular Papers, vol. 56, no. 12, pp. 2544-2555,
December 2009.
[68] C. Knochenhauer, B. Sedighi and F. Ellinger, "A Comparative Analysis of Peaking Methods
for Output Stages of Broadband Ampliﬁers," IEEE Transactions on Circuits and Systems -
I: Regular Papers, vol. 58, no. 11, pp. 2581-2589, November 2011.
[69] S.A E. A. Rahim, M. A. Ismail, A. I. A. Rahim, M.R Yahya and A. F. A. Mat, "A Wide
Gain-Bandwidth CMOS Fully Differential Folded Cascode Ampliﬁer," 2010 International
Conference on Electronics Devices, Systems and Applications (ICEDSA2010), pp. 165-
168, 2010.
[70] I. D. Sancarlo, D. Giotta, A. Baschirotto and R. Gagg, "A 65-nm 84-dB-gain 200-MHz-
UGB CMOS Fully-Differential Three-Stage Ampliﬁer with a Novel Common Mode Con-
trol," The 34th European Solid-State Circuits Conference (ESSCIRC2008), pp. 314-317,
2008.
BIBLIOGRAPHY 127
[71] H. T. Ahn and D. J. Allstot, "A 0.5-8.5-GHz fully differential CMOS distributed ampliﬁer,"
IEEE Journal of Solid-State Circuits, vol. 37, no. 8, pp. 985-993, August 2002.
[72] N. Deferm and P. Reynaert, "A 100 GHz transformer-coupled fully differential ampliﬁer
in 90 nm CMOS," 2010 IEEE Radio Frequency Integrated Circuits Symposium (RFIC
2010), pp. 359-362, 2010.
[73] M. Rajashekharaiah and E. Chen, "A New 0.25um CMOS On-Chip Active Balun with Gain
Controllability for 5GHz DCR," The IEEE SoutheastCon 2005, pp. 71-74, April 2005.
[74] S. C. Blaakmeer, E. A. M. Klumperink, D. M. W. Leenaerts and B. Nauta, "Wide-
band Balun-LNA With Simultaneous Output Balancing, Noise-Canceling and Distortion-
Canceling," IEEE Journal of Solid-State Circuits, vol. 43, no. 6, pp. 1341-1350, June
2008.
[75] Y. Ji, C. Wang, J. Liu and H. Liao, "1.8 dB NF 3.6 mW CMOS Active Balun Low Noise
Ampliﬁer for GPS," Electronics Letters, vol. 46, no. 3, pp. 251-252, February 2010.
[76] F. Bruccoleri, Eric A. M. Klumperink and B. Nauta, "Wide-Band CMOS Low-Noise
Ampliﬁer Exploting Thermal Noise Canceling," IEEE Journal of Solid-State Circuits, vol.
39, no. 2, pp. 275-282, February 2004.
[77] C. W. Kim, H. W. Son and B. S. Kang, "A 2.4 GHz Current-Reused CMOS Balun-Mixer,"
IEEE Microwave and Wireless Components Letters, vol. 19, no. 7, pp. 464-466, July
2009.
[78] T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O Naess, T. S. Lande and S. E. Hamran, "A
Variable-Gain Single-Bit Ultra-Wideband Quantizer for Baseband Receiver Front-End,"
The 2012 IEEE Asia Paciﬁc Conference on Circuits and Systems (APCCAS 2012), pp.
483-486, December 2012.
[79] P. Heydari, "Design and Analysis of a Performance-Optimized CMOS UWB Distributed
LNA," IEEE Journal of Solid-State Circuits, vol. 42, no. 9, pp. 1892-1906, September
2007.
[80] K. Moez and M. I. Elmasry, "A Low-Noise CMOS Distributed Ampliﬁer for Ultra-Wide-
Band Applications," IEEE Transactions on Circuits and Systems - II: Express Briefs, vol.
55, no. 2, pp. 126-130, February 2008.
[81] B. Hur and W. R. Eisenstadt, "CMOS Programmable Gain Distributed Ampliﬁer With
0.5-dB Gain Steps," IEEE Transactions on Microwave Theory and Techniques, vol. 59,
no. 6, pp. 1552-1559, June 2011.
[82] A. Ghadiri and K. Moez, "Compact Transformer-Based Distributed Ampliﬁer for UWB
Systems," IEEE Transactions on Circuits and Systems - II: Express Briefs, vol. 58, no. 5,
pp. 259-263, May 2011.
128 BIBLIOGRAPHY
[83] Y. S. Lin, J. F. Chang and S. S. Lu, "Analysis and Design of CMOS Distributed Ampliﬁer
Using Inductively Peaking Cascaded Gain Cell for UWB Systems," IEEE Transactions on
Microwave Theory and Techniques, vol. 59, no. 10, pp. 2513-2524, October 2011.
[84] C. Fang, C. L. Law and J. Hwang, "A 3.1-10.6 GHz Ultra-Wideband Low Noise Ampliﬁer
With 13-dB Gain, 3.4-dB Noise Figure and Consumes Only 12.9 mW of DC Power," IEEE
Microwave and Wireless Components Letters, vol. 17, no. 4, pp. 295-297, April 2007.
[85] B. G. Perumana, J. H. C. Zhan, S. S. Taylor, B. R. Carlton and J. Laskar, "Resistive-
Feedback CMOS Low-Noise Ampliﬁers for Multiband Applications," IEEE Transactions
on Microwave Theory and Techniques, vol. 56, no. 5, pp. 1218-1225, May 2008.
[86] P. Y. Chang, S. S. H. Hsu, S. S. Taylor, B. R. Carlton and J. Laskar, "A Compact 0.1-14-
GHz Ultra-Wideband Low-Noise Ampliﬁer in 0.13-um CMOS," IEEE Transactions on
Microwave Theory and Techniques, vol. 58, no. 10, pp. 2575-2561, October 2010.
[87] J. H. C. Zhan and S. S. Taylor, "A 5GHz Resistive-Feedback CMOS LNA for Low-Cost
Multi-Standard Applications," International Solid-State Circuits Conference (ISSCC), pp.
721-730, February 2006.
[88] M. Chen and J. Lin, "A 0.1-20 GHz Low-Power Self-Biased Resistive-Feedback LNA in
90 nm Digital CMOS," IEEE Microwave and Wireless Components Letters, vol. 19, no. 5,
pp. 323-325, May 2009.
[89] M. T. Reiha and J. R. Long, "A 1.2 V Reactive-Feedback 3.1-10.6 GHz Low-Noise
Ampliﬁer in 0.13 um CMOS," IEEE Journal of Solid-State Circuits, vol. 42, no. 5, pp.
1023-1033, May 2007.
[90] C.T. Fu, C. N. Kuo and S. S. Taylor, "Low-Noise Ampliﬁer Design With Dual Reactive
Feedback for Broadband Simultaneous Noise and Impedance Matching," IEEE Transac-
tions on Microwave Theory and Techniques, vol. 58, no. 4, pp. 795-806, April 2010.
[91] A. Bevilacqua and A. Niknejad, "An Ultra-Wideband CMOS Low-Noise Ampliﬁer for
3.1-10.6-GHz Wireless Receivers," IEEE Journal of Solid-State Circuits, vol. 39, no. 12,
pp. 2259-2268, December 2004.
[92] A. Ismail and A. Abidi, "A 3-10-GHz Low-Noise Ampliﬁer with Wideband LC-Ladder
Matching Network," IEEE Journal of Solid-State Circuits, vol. 39, no. 12, pp. 2269-2277,
December 2004.
[93] T. Ragheb, A. Nieuwoudt and Y. Massoud, "Modeling of 3.1-10.6 GHz CMOS Filter-
Based Low Noise Ampliﬁer for Ultra-Wideband Receivers," 2006 IEEE Annual Wireless
and Microwave Technology Conference (WAMICON ’06), pp. 1-5, December 2006.
[94] X. Wang, J. Sturm, N. Yan and H. Min, "0.6-3-GHz Wideband Receiver RF Front-End
With a Feedforward Noise and Distortion Cancellation Resistive-Feedback LNA," IEEE
Transactions on Microwave Theory and Techniques, vol. 60, no. 9, pp. 387-392, February
2012.
BIBLIOGRAPHY 129
[95] H. Wang, L. Zhang and Z. Yu, "A Wideband Inductorless LNA With Local Feedback
and Noise Cancelling for Low-Power Low-Voltage Applications," IEEE Transactions on
Circuits and Systems - I: Regular Papers, vol. 57, no. 8, pp. 1993-2005, August 2010.
[96] M. E. Nozahi, A. A. Helmy, E. S. Sinencio and K. Entesari, "An Inductor-Less Noise-
Cancelling Broadband Low Noise Ampliﬁer With Composite Transistor Pair in 90 nm
CMOS Technology," IEEE Journal of Solid-State Circuits, vol. 46, no. 5, pp. 1111-1122,
May 2011.
[97] B. Razavi, "Design of Analog CMOS Integrated Circuits," McGraw-Hill Higher Education,
2001.
[98] K. S. Yeo, M. A. Do and C. C. Boon, "Design Of CMOS RF Integrated Circuits And
Systems," World Scientiﬁc Publishing Co. Pte. Ltd, 2010.
[99] S. Joo, T. Y. Choi and B. Jung, "A 2.4-GHz Resistive Feedback LNA in 0.13-um CMOS,"
IEEE Journal of Solid-State Circuits, vol. 44, no. 11, pp. 3019-3029, November 2009.
[100] C. T. Fu and C. N. Kuo, "3 11-GHz CMOS UWB LNA Using Dual Feedback for Broadband
Matching," 2006 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2006), pp.
67-70. June 2006.
[101] C. W. Kim, M. S. Jung and S. G. Lee, "Ultra-Wideband CMOS Low Noise Ampliﬁer,"
Electronics Letters, vol. 41, no. 7, pp. 384-385, March 2005.
[102] H. I. Wu and C. F. Jou, "Complementary UWB LNA Design Using Asymmetrical Inductive
Source Degeneration," IEEE Microwave and Wireless Components Letters, vol. 20, no. 7,
pp. 402-404, July 2010.
[103] H. Zhang, X. Fan and E. S. Sinencio, "A Low-Power, Linearized, Ultra-Wideband LNA
Design Technique," IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 320-330,
February 2009.
[104] D. J. Allstot, X. Li and S. Shekhar, "Design Considerations for CMOS Low-Noise Am-
pliﬁers," 2004 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2004), pp.
97-100, June 2004.
[105] W. Zhuo, X. Li, S. Shekhar, S.H.K. Embabi, J. P. Gyvez, D.J. Allstot and E. S. Sinencio,
"A Capacitor Cross-Coupled Common-Gate Low-Noise Ampliﬁer," IEEE Transactions on
Circuits and Systems - II: Express Briefs, vol. 52, no. 12, pp. 875-879, December 2005.
[106] A. Liscidini, M. Brandolini, D. Sanzogni and R. Castello, "A 0.13 um CMOS Front-End,
for DCS1800/UMTS/802.11b-g With Multiband Positive Feedback Low-Noise Ampliﬁer,"
IEEE Journal of Solid-State Circuits, vol. 41, no. 4, pp. 981-989, April 2006.
[107] C. F. Liao and S. I. Liu, "A Broadband Noise-Cancelling CMOS LNA for 3.1-10.6-GHz
UWB Receivers," IEEE Journal of Solid-State Circuits, vol. 42, no. 2, pp. 329-339,
February 2007.
130 BIBLIOGRAPHY
[108] K. H. Chen and S. I. Liu, "Inductorless Wideband CMOS Low-Noise Ampliﬁers Using
Noise-Canceling Technique," IEEE Transactions on Circuits and Systems - I: Regular
Papers, vol. 59, no. 2, pp. 305-314, February 2012.
[109] F. Lee and A. Chandrakasan, "A 2.5 nJ/b 0.65 V 3-to-5 GHz Subbanded UWB Receiver
in 90 nm CMOS," IEEE Journal of Solid-State Circuits, vol. 42, no. 2, pp. 2851-2859,
December 2007.
[110] C. W. Kim, M. S. Kang, P. T. Anh, H. T. Kim and S. G. Lee, "An ultra-wideband CMOS
low noise ampliﬁer for 3-5-GHz UWB system," IEEE Journal of Solid-State Circuits, vol.
40, no. 2, pp. 544-547, February 2005.
[111] S. C. Blaakmeer, E. A. Klumperink, D. M. Leenaerts and B. Nauta, "A Wideband Noise-
Canceling CMOS LNA Exploiting a Transformer," 2006 IEEE Radio Frequency Integrated
Circuits Symposium (RFIC 2006), pp. 1-4, June 2006.
[112] R. Bagheri, A. Mirzaei, S. Chehrazi, M. E. Heidari, M. Lee, M. Mikhemar, W. Tang and
A. A. Abidi, "An 800-MHz-6 GHz Software-Deﬁned Wireless Receiver in 90-nm CMOS,"
IEEE Journal of Solid-State Circuits, vol. 41, no. 12, pp. 2860-2876, December 2006.
[113] J. Borremans, P. Wambacq and D. Linten, "An ESD-Protected DC-to-6 GHz 9.7 mW
LNA in 90 nm Digital CMOS," 2006 IEEE International Solid-State Circuits Conference -
Digest of Technical Papers, pp. 422-423, February 2007.
[114] H. Sjoland, A. K. Sanjaani and A. A. Abidi, "A merged CMOS LNA and mixer for a
WCDMA receiver," IEEE Journal of Solid-State Circuits, vol. 38, no. 6, pp. 1045-1050,
June 2003.
[115] G. Cusmai, M. Brandolini, P. Rossi and F. Svelto, "A 0.18-um CMOS Selective Receiver
Front-End for UWB Applications," IEEE Journal of Solid-State Circuits, vol. 41, no. 8, pp.
1764-1771, August 2006.
[116] D. Guermandi, P. Tortori, E. Franchi and A. Gnudi, "A 0.83-2.5-GHz Continuously
Tunable Quadrature VCO," IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp.
2620-2627, December 2005.
[117] S. L. J Gierkink, S. Levantino, R. C. Frye, C. Samori and V. Boccuzzi, "A Low-Phase-
Noise 5-GHz CMOS Quadrature VCO Using Superharmonic Coupling," IEEE Journal of
Solid-State Circuits, vol. 38, no. 7, pp. 1148-1154, July 2003.
[118] C. W. Yao and A. N. Willson, "Energy circulation quadrature LC-VCO," 2006 IEEE
International Symposium on Circuits and Systems (ISCAS 2006), pp. 1-4, May 2006.
[119] H. Tong, S. Cheng, Y. C. Lo, A. I. Karsilayan and J. S. Martinez, "An LC Quadrature VCO
Using Capacitive Source Degeneration Coupling to Eliminate Bi-Modal Oscillation,"
IEEE Transactions on Circuits and Systems - I: Regular Papers, vol. 59, no. 9, pp. 1871-
1879, September 2012.
BIBLIOGRAPHY 131
[120] S. Li, I. Kipnis and M. Ismail, "A 10-GHz CMOS Quadrature LC-VCO for Multirate
Optical Applications," IEEE Journal of Solid-State Circuits, vol. 38, no. 10, pp. 1626-1634,
October 2003.
[121] M. Valla, G. Montagna, R. Tonietto and I. Bietti, "A 72-mW CMOS 802.11a Direct
Conversion Front-End With 3.5-dB NF and 200-kHz 1/f Noise Corner," IEEE Journal of
Solid-State Circuits, vol. 40, no. 4, pp. 970-977, April 2005.
[122] K. H. Liang and H. Y. Chang, "0.5-6 GHz Low-Voltage Low-Power Mixer Using a
Modiﬁed Cascode Topology in 0.18 mm CMOS Technology," IET Microwaves, Antennas
Propagation, vol. 5, no. 2, pp. 167-174, 2011.
[123] L. X. Shi, C. Chen, J. H. Wu and M. Zhang, "A 1.5-V Current Mirror Double-Balanced
Mixer With 10-dBm IIP3 and 9.5-dB Conversion Gain," IEEE Transactions on Circuits
and Systems - II: Express Briefs, vol. 59, no. 4, pp. 204-208,April 2012.
[124] D. H. Na, T. W. Kim, "A 1.2 V, 0.87-3.7 GHz Wideband Low-Noise Mixer Using a Current
Mirror for Multiband Application," IEEE Microwave and Wireless Components Letters,
vol. 22, no. 2, pp. 91-93, February 2012.
[125] S. S. K. Ho and C. E. Saavedra, "A CMOS Broadband Low-Noise Mixer With Noise
Cancellation," IEEE Transactions on Microwave Theory and Techniques, vol. 58, no. 5,
pp. 1126-1132, May 2010.
[126] B. Allen, M. Dohler, E. E. Okon, W. Q. Malik, A. K. Brown and D. J. Edwards, "Ultra
Wideband Antennas and Propagation for Communications, Radar And Imaging," John
Wiley & Sons Inc., Publications, 2006.
[127] E. Gazit, "Improved Design of The Vivaldi Antenna," IEE Proceedings, Vol. 135, No. 2,
pp. 89-92, April 1988.
[128] D.S. Langley, P.S. Hall and P. Newham, "Balanced Antipodal Vivaldi Antenna for Wide
Bandwidth Phased Arrays," IEE Proceedings on Microwave Antennas and Propagation,
vol 143, no. 2, pp.97-102, April 1996.
[129] P. J Gibson, "The Vivaldi Aerial," Proc. 9th European Microwave Conference, pp. 101-105,
1979.
[130] Y. Yang, Y. Wang and A. E. Fathy, "Design of Compact Vivaldi Antenna Arrays for UWB
See Through Wall Applications," Progress In Electromagnetics Research, PIER 82, pp.
401-418, 2008.
[131] S. Wang, X. D. Chen and C. G. Parini, "Analysis of Ultra Wideband Antipodal Vivaldi
Antenna Design," 2007 Loughborough Antennas and Propagation Conference, pp. 129–
132, April 2007.
[132] A. Z. Hood, T. K. and E. Topsakal, "A Small Antipodal Vivaldi Antenna for Ultrawide-
Band Applications," IEEE Antennas and Wireless Propagation Letters, vol. 7, 2008.
132 BIBLIOGRAPHY
[133] J. Nevrly, "Design of Vivaldi Antenna," Diploma Thesis, Faculty of Electrical Engineering,
Czech Technical University in Prague, 2007.
[134] J.A.N. Noronha, T. Bielawa, C.R. Anderson, D.G. Sweeney, S. Licul and W.A. Davis,
"Designing Antennas For UWB Systems," Microwaves and RF, pp. 53-61, June 2003.
[135] G. Adamiuk, T. Zwick and W. Wiesbeck, "Dual-orthogonal Polarized Vivaldi Antenna for
Ultra Wideband Applications," 17th International Conference on Microwaves, Radar and
Wireless Communications, MIKON, pp. 1-4, May 2008.
[136] R. Gharpurey and P. Kinget, "Ultra Wideband: Circuit, Transceivers and Systems, Series
on Integrated Circuits and Systems," Springer Science + Business Media, LLC, 2008.
[137] J. Kaukovuori, J. Ryynanen and K. A. I. Halonen, "A Dual-Band Direct-Conversion RF
Front-End for WiMedia UWB Receiver," 2007 IEEE Radio Frequency Integrated Circuits
Symposium (RFIC 2007), pp. 211-214, 2007.
[138] M. Ranjan and L. E. Larson, "A Low-Cost and Low-Power CMOS Receiver Front-End for
MB-OFDM Ultra-Wideband Systems," IEEE Journal of Solid-State Circuits, vol. 42, no.
3, pp. 592-601, March 2007.
[139] J. Ryckaert, M. Badaroglu, V. D. Heyn, G. V. der Plas, P. Nuzzo, A. Baschirotto, S.
D’Amico, C. Desset, H. Suys, M. Libois, B. V. Poucke, P. Wambacq and B. Gyselinckx,
"A 16 mA UWB 3-to-5 GHZ 20 Mpulses/s Quadrature Analog Correlation Receiver in
0.18um CMOS," 2006 IEEE International Solid-State Circuits Conference - Digest of
Technical Papers, pp. 368-377, February 2006.
[140] F.S. Lee and A. P. Chandrakasan, "A 2.5 nJ/bit 0.65 V Pulsed UWB Receiver in 90 nm
CMOS," IEEE Journal of Solid-State Circuits, vol. 42, no. 12, pp. 2851-2859, December
2007.
[141] Z. Zou, D. S. Mendoza, P. Wang, Q. Zhou, J. Mao, F. Jonsson, H. Tenhunen and L.-R.
Zheng, "A Low-power and Flexible Energy Detection IR-UWB Receiver for RFID and
Wireless Sensor Networks," IEEE Transactions on Circuits and Systems - I: Regular
Papers, vol. 58, no. 7, pp. 1470-1482, July 2011.
[142] D. C. Daly, P. P. Mercier, M. Bhardwaj, A. L. Stone, Z. N. Aldworth, T. L. Daniel, J.
Voldman, J. G. Hildebrand and A. P. Chandrakasan, "A Pulsed UWB Receiver SOC for
Insect Motion Control," IEEE Journal of Solid-State Circuits, vol. 45, no. 1, pp. 153-166,
January 2010.
Appendix A
List of Publications
1. T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O. Naess and T. S. Lande, "An Inductorless
3-5 GHz Band-Pass Filter with Tunable Center Frequency in 90 nm CMOS," The 2013 IEEE
International Symposium on Circuits and Systems (ISCAS 2013), pp. 1-4, May 2013.
2. T. A. Vu, H. A. Hjortland, O. Naess and T. S. Lande, "A 3-5 GHz IR-UWB Receiver
Front-End for Wireless Sensor Networks," The 2013 IEEE International Symposium on Circuits
and Systems (ISCAS 2013), pp. 1-4, May 2013.
3. T. A. Vu and T. S. Lande, "A Continuous-Time Differential Single-Bit Quantizer for
IR-UWB Receivers," The 2013 IEEE International Conference on Ultra Wideband (ICUWB
2013), pp. 1-4, September 2013, accepted.
4. T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O. Naess, T. S. Lande and S. E. Hamran, "A
Variable-Gain Single-Bit Ultra-Wideband Quantizer for Baseband Receiver Front-End," The
2012 IEEE Asia Paciﬁc Conference on Circuits and Systems (APCCAS 2012), pp. 483-486,
December 2012.
5. T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O. Naess, T. S. Lande and S. E. Hamran, "An
Inductorless 6-Path Band-Pass Filter with Tunable Center Frequency for UWB Applications,"
The 2012 IEEE International Conference on Ultra Wideband (ICUWB 2012), pp. 164-167,
September 2012.
6. T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O. Naess, T. S. Lande and S. E. Hamran, "An
Ultra-Wideband, Continuous-Time, Differential, Single-Bit Quantizer in 90 nm CMOS," The
54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS 2011), pp.
1-4, August 2011.
7. T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O. Naess, T. S. Lande and S. E. Hamran, "A
70-dB, 3.1-10.6-GHz CMOS Ampliﬁer in Low-Power 90 nm CMOS," The 54th IEEE International
Midwest Symposium on Circuits and Systems (MWSCAS 2011), pp. 1-4, August 2011.
8. T. A. Vu, S. Sudalaiyandi, M. Z. Dooghabadi, H. A. Hjortland, O. Naess, T. S. Lande and
S. E. Hamran, "Continuous-Time CMOS Quantizer for Ultra-Wideband Applications," The 2010
IEEE International Symposium on Circuits and Systems (ISCAS 2010), pp. 3757-3760, May
2010.
134 APPENDIX A. LIST OF PUBLICATIONS
9. T. A. Vu, S. Sudalaiyandi, M. Z. Dooghabadi, H. A. Hjortland, O. Naess, T. S. Lande
and S. E. Hamran, "UWB Vivaldi Antenna for Impulse Radio Beamforming," The 27th Norchip
conference, pp. 1-5, November 2009.
CO-AUTHOR:
10. S. Sudalaiyandi, H. A. Hjortland, T. A. Vu, O. Naess and T. S. Lande, "Continuous-Time
High-Precision IR-UWB Ranging-System in 90 nm CMOS," The 2012 IEEE Asian Solid State
Circuits Conference (A-SSCC 2012), pp. 1-4, November 2012.
11. S. Sudalaiyandi, T. A. Vu, H. A. Hjortland, O. Naess and T. S. Lande, "Continuous-Time
Symbol Detector for IR-UWB Rake Receiver in 90 nm CMOS," The 2012 IEEE Asia Paciﬁc
Conference on Circuits and Systems (APCCAS 2012), pp. 487-490, December 2012.
12. S. Sudalaiyandi, H. A. Hjortland, T. A. Vu, O. Naess and T. S. Lande, "Live Demon-
stration: IR-UWB Transceiver with Localization Based on ToF Technique Suitable for Wireless
Capsule Endoscopy," The 2012 IEEE Biomedical Circuits and Systems Conference (BioCAS
2012), November 2012.
13. S. Sudalaiyandi, T. A. Vu, H. A. Hjortland, O. Naess and T. S. Lande, "Continuous-
Time Single-Symbol IR-UWB Symbol Detection," The 2012 IEEE International System-on-Chip
Conference (SoCC 2012), pp. 198-201, September 2012.
14. S. Sudalaiyandi, M. Z. Dooghabadi, T. A. Vu, H. A. Hjortland, O. Naess, T. S. Lande
and S. E. Hamran, "Power-Efﬁcient CTBV Symbol Detector for UWB Applications," The 2010
IEEE International Conference on Ultra Wideband (ICUWB 2010), pp. 1-4, September 2010.
15. M. Z. Dooghabadi, T. A. Vu, S. Sudalaiyandi, H. A. Hjortland, O. Naess, T. S. Lande
and S. E. Hamran, "Electromagnetic Impulse Radio Camera," The 27th Norchip conference, pp.
1-5, November 2009.
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Paper I: An Inductorless 3-5 GHz Band-Pass Filter with Tunable 
Center Frequency in 90 nm CMOS 
IEEE ISCAS 2013 
 
The 2013 IEEE International Symposium on Circuits and Systems, pp. 1-4, May 19-23, 2013, 
Beijing, China. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
An Inductorless 3–5 GHz Band-Pass Filter with
Tunable Center Frequency in 90 nm CMOS
Tuan Anh Vu, Shanthi Sudalaiyandi, Ha˚kon A. Hjortland,
Øivind Næss, and Tor Sverre Lande
Dept. of Informatics, University of Oslo, Norway
Email: anhtv@iﬁ.uio.no
Abstract—A novel inductorless tunable switched-capacitor
band-pass ﬁlter based on N-path periodically time-variant net-
works is presented. The proposed UWB band-pass ﬁlter is com-
plete with ring-oscillator used for multi-phase clock generation
suitable for power-efﬁcient IR-UWB systems. The ﬁlter prototype
was fabricated in TSMC 90 nm CMOS, and occupies a chip
area of 0.004 mm2. It archives a -3 dB bandwidth of 2 GHz
while the center frequency can be tuned from 4 GHz to 4.4 GHz.
Power consumption is 1.1 mW from 1.2 V supply voltage, and
the performance was veriﬁed experimentally.
Index Terms—Band-Pass Filter, Frequency Tuning, Multiphase
Clock, N-Path Filter, Switched-Capacitor Circuits, UWB Filter.
I. INTRODUCTION
As wireless communication is moving up to higher frequen-
cies, suitable integrated band-pass ﬁlters (BPFs) are required.
Typically passive ﬁlters like surface acoustic wave (SAW)
ﬁlters are used. Aiming at integrated ﬁlter solutions, SAW-
ﬁlters are not viable [1]. An additional challenge is wideband,
microwave ﬁlters for impulse radio applications. At microwave
frequencies, wideband resonator based ﬁlters are hard to make
and area consuming. Recently, there has been a renewed
interest in switched-capacitor (SC) N-path ﬁlters due to the
development of CMOS technology allowing this type of ﬁlter
to work at RF frequencies [2][3]. They are also known as sam-
pled data ﬁlters, commutated capacitors, etc. These ﬁlters ba-
sically transfer the low-pass/notch characteristic of a network
to a band-pass/band-stop one by means of frequency mixers.
An N-path ﬁlter can realize an inductorless tunable band-pass
or band-stop ﬁlter in which the center frequency is determined
by the mixing frequency. They have been widely utilized in
receivers to replace SAW ﬁlters in low-cost wireless radio-
communication applications. In addition to cost implications,
these SAW ﬁlters not only degrade the receiver sensitivity
due to their inevitable insertion loss, they are also hard to
make tunable. Furthermore, the demand for fully integrated
systems is favouring solutions with no external components
achievable with novel receiver architectures as well as novel
circuit topologies. SC circuits achieve high transfer-function
accuracy with low distortion in CMOS technology and thus
become attractive for low-voltage operation. A combination
of SC ﬁlter and N-path technique allows realization of high-
quality RF ﬁlters even with simple ring-oscillators as multi-
phase clock generators. Still a major challenge is to generate a
high-speed multi-phase clock suitable for microwave ﬁltering.
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Fig. 1. The structure of an N-path ﬁlter.
II. PRINCIPLES OF SC N-PATH FILTERS
A typical N-path ﬁlter is composed of N parallel identical
ﬁlter cells which are cyclically sampled with the frequency
Fs. Each path usually in turn consists of a passive low-pass
ﬁlter (LPF) with transfer function H(f) between an input and
output mixer as shown in Fig. 1. The switches are driven by
time/phase shifted versions of clock p(t) and q(t). The time
shift between two successive paths is Ts/N , where Ts is the
period of the mixer clock. At any moment one and only one
path is connected to the output node. When the switching
signals are assumed to be ideal Dirac impulses delayed by
Ts/N , the output signal S(f) may be written as a function of
the input signal E(f) as shown in equation (1).
S(f) =
+∞∑
m=−∞
h(m ·Ts) · exp(−2 ·π · j · f ·m ·Ts) (1)
·
+∞∑
n=−∞
e(
n ·Ts
N
) · exp(−2 ·π · j · f · n ·Ts
N
)
Equation (1) shows that the output signal is the result
of two multiplied sums. The ﬁrst term corresponds to the
Fourier transform of the impulse response of the low-pass
ﬁlter sampled at Ts period. The second one corresponds to the
Fourier transform of the input signal sampled at Ts/N period.
Due to the periodicity of the frequency response, the band-pass
center frequency is equal to a multiple of the clock frequency.
This ﬁlter can be used for clock recovery by ﬁltering the
harmonic components [4]. It can also be used as band-pass
ﬁlter centered around Fs [1]. Thus, the N-path ﬁlter transfers a
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Fig. 2. The proposed 5-phase clock generator.
low-pass characteristic to a band-pass whose center frequency
is controlled by the clock frequency while the low-pass ﬁlter
and duty cycle of the clock deﬁne the bandwidth. In fact the
input signal is downconverted to baseband, ﬁltered, and then
upconverted again to the same band as the input signal. A
multi-phase clock generator with wide tuning-range is required
for center frequency tuning.
III. DESIGN OF A UWB SC 5-PATH BAND-PASS FILTER
A. Low-Pass Filter
As mentioned before, the roll-off and bandwidth of the N-
path band-pass ﬁlter is determined by the sharpness of the low-
pass ﬁlter. For most wideband ﬁlters a second-order passive
low-pass ﬁlter is sufﬁcient. A second-order RC low-pass
ﬁlter is designed for improved frequency roll-off. Thus, the
gain decreases by 40 dB per decade above cut-off frequency.
Besides, the RC in each path of an N-path ﬁlter performs
integration on the input signal when the corresponding switch
is on. Any variation of R and C will result in ﬁlter bandwidth
deviations from the designed value.
B. Multi-Phase Clock Generator
Since the center frequency of the SC N-path band-pass
ﬁlter can be tuned with the clock frequency, a high-speed
tunable oscillator is desirable. The tunability is particularly
useful for RF integrated circuits, for which the tuning of
the center frequency by a clock signal permits either to
compensate for process variations and device mismatch or
to ﬁlter various channels with the same ﬁlter. Several clock
generator topologies for RF frequencies have been proposed
in literature [5]. Most of them use inductors and capacitors to
provide oscillation. These inductors occupy a very large area
in the layout and are hard to adapt to ﬁner pitch technology. In
this design, a ring oscillator based, multi-phase clock generator
is proposed. Avoiding an external crystal-driven clock, higher
frequencies are feasible and full integration is possible. The
multi-phase clock generator is built with digital logic gates
and can be scaled with CMOS technology as shown in Fig. 2.
Five inverters form a closed loop with positive feedback. It
generates a 5-phase clock signal used for driving SC circuits.
In order to tune the oscillation frequency, a programmable
delay is provided by tuning the back-gate (bulk) voltage
of the PMOS devices of the inverters in the ring. In this
way no additional loading is applied, thus, maintaining the
highest possible oscillator frequency. Both back-gate voltages
of NMOS transistor and PMOS transistor can be controlled,
but it would require two different voltage levels dependent on
each other, which is difﬁcult to accomplish.
The intrinsic propagation delays of each inverter are
tPHL-INV = 0.7RNCload (2)
tPLH-INV = 0.7RPCload (3)
Where tPHL-INV and tPLH-INV are the high-to-low and low-
to-high delay of the inverter, RN and RP are the equivalent
resistances of the NMOS transistor and PMOS transistor,
respectively, and Cload is the load capacitance on the output
of each inverter. The oscillation frequency, w0, is given by
w0 =
2π
5 (tPHL-INV + tPLH-INV)
(4)
The phase noise of the ring oscillator is investigated in [6],
an can be calculated as
L(Δω) = Ak
kTRns
V 2A
( w0
Δω
)2
(5)
Where Ak is a factor depending on the noise generation
mechanism studied, k is the Boltzmann’s constant, T is the
temperature in Kelvin, Rns is an equivalent noisy resistor, VA
is the voltage amplitude of the signal, and Δω is the frequency
offset. In order to reduce the phase noise, the equivalent
resistance Rns must be reduced trading off against increase
in power consumption.
C. Proposed UWB SC 5-Path Band-Pass Filter
Fig. 3 shows the proposed SC 5-path band-pass ﬁlter. It
consists of ﬁve low-pass ﬁlters, and each low-pass ﬁlter is
connected to an input switch driven by a 20% duty-cycle
periodic clock. The switches are made with NMOS transistors,
which are switching sequentially between the ON and OFF
modes. The NMOS switch passes a small signal well while
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Fig. 3. The proposed UWB SC 5-path band-pass ﬁlter.
the PMOS switch passes a large signal well. In addition, input
signal to the band-pass is much smaller than supply voltage.
Therefore, the NMOS switch is chosen in this design instead of
PMOS switch for maximizing input/output signal range when
body effect is taken into account. Combining the NMOS and
PMOS into a transmission gate (TG) can pass well both large
and small signal at the price of larger layout area and need for
two complementary clocks. Switch resistance can have strong
impact on the maximum achievable rejection in N-path ﬁlters.
In order to increase the maximum rejection of the ﬁlter, the
switch resistance should be very small with respect to the
source resistance. Increasing switch size will improve linearity,
and decrease the switch resistance. However, larger switch size
also means larger parasitic capacitors, affecting the frequency
range, clock leakage, and also requiring more clock power to
drive the switches [3]. From the other hand, the propagation
delays of the NMOS switch is estimated as
tPHL-SW = tPLH-SW = 0.7RswCtot (6)
Where tPHL-SW and tPLH-SW are the high-to-low and low-to-
high delay of the switch, respectively, Rsw is the switch resis-
tance of the NMOS switch, and Ctot is the total capacitance
on the output of the switch, that is, the sum of the output
capacitance, any capacitance of interconnecting lines, and the
input capacitance of the following stages. Increasing switch
size reduces the propagation delays from the input to the
output of the switch. However, the delay in turning the switch
on is increased due to higher input capacitance. Therefore, the
sizes of the NMOS switches were optimized during simulation.
IV. MEASUREMENT RESULTS
In order to verify the performance of the ﬁlter, a chip
prototype was implemented in TSMC 90 nm CMOS. Fig. 4
shows the die microphotograph of the proposed ﬁlter. The
ﬁlter core occupies an area of only 0.075×0.055 mm2. Due to
the ﬁlling structures, the planarization of metal layers and the
passivation layer in this 90 nm CMOS technology, the chip
photo does not show any details of the circuitry. Fabricated
dies were bonded directly to FR4 PCBs to avoid the inductive
load of a package and to avoid long bond wires. The input
of the ﬁlter was matched to 50 Ω for measurement purpose.
Input RF interface was connected to SMA connector. Adopted
50 Ω transmission line, the RF signal path was carefully
designed and isolated. The output of the ﬁlter was measured
Fig. 4. The die microphotograph (a) and the layout (b) of the proposed
band-pass ﬁlter.
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Fig. 5. The measured ﬁlter responses at different center frequencies.
by means of on-chip probing. The probe pads were designed
for ground-signal-ground (GSG) probes with 100 μm pitch.
A Rohde & Schwarz ZVB20 vector network analyzer was
used for measuring S-parameters as well as phase responses.
In this technology, operation center frequency up to 4.4 GHz
can be expected. The ﬁlter responses at different switching
frequencies are plotted in Fig. 5. Tuning the back-gate bias
voltage of the PMOS devices in the ring oscillator results in
a frequency tuning range of 9.5% around 4.2 GHz.
Fig. 6 demonstrates the phase behaviour of the ﬁlter. As
can be seen, the ﬁlter expresses a linear phase shift over the
designed band between 3 GHz and 5 GHz. The phase linearity
ensures minimal dispersive distortion of UWB pulses. The
distortion is then veriﬁed again by applying a ﬁfth derivative
Gaussian pulse at the input of the ﬁlter, and then looking at the
output signal on an oscilloscope. The pulse ﬁlls a bandwidth
from 3.1 GHz to 5.4 GHz, and as expected, no dispersion is
TABLE I
COMPARISON WITH PREVIOUS PUBLISHED TUNABLE BAND-PASS FILTER
Parameter [3] [1] [7] [8] [9] [10] This work
CMOS technology 65 nm 0.35 μm 0.18 μm 0.35 μm 0.5 μm 0.5 μm 90 nm
Die area (mm2) 0.07 1.9 0.81 0.1 0.15 2.5 0.004
Power cons. (mW) 2–16 63 17 5 43.2 15 1.1
Voltage Gain (dB) -2 -2 0 -5 -15 23 -12
-3 dB bandwidth 35 MHz 1.75–4.6 MHz 130 MHz 53.8 MHz 80 MHz 70 MHz 2 GHz
Freq. tuning range 0.1–1 GHz 240–530 MHz 2–2.06 GHz 1.93–2.19 GHz 1.77–1.86 GHz 2.45–2.85 GHz 4–4.4 GHz
Noise ﬁgure (dB) 3–5 9 15 26.8 28 6 14
2 2.5 3 3.5 4 4.5 5 5.5 6−180
−90
0
90
180
Freq. [GHz]
Ph
as
e [
De
gre
e]
Fig. 6. The measured phase response.
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Fig. 7. Input/output ﬁfth derivative Gaussian pulse.
added by the ﬁlter when the main part of the output pulse
is well preserved. Both input and output signal are plotted
in Fig. 7 indicating some attenuation of the ﬁltered signal.
The noise performance was measured by gain method using
a Rohde & Schwarz FSQ26 signal analyzer. It reveals that
the NF is approximately 14 dB. This high NF is due to the
high ﬁlter’s insertion loss as a result of input mismatching.
The wideband ﬁlter consumes a power of 1.1 mW from a
1.2 V supply voltage. Table I summarizes the performance of
the ﬁlter, and compares it to other previous published tunable
band-pass ﬁlter in CMOS. This ﬁlter offers the smallest area
and highest center frequency of all the ﬁlters reported in
table I.
V. CONCLUSION
In this paper, we have presented an inductorless SC 5-path
band-pass ﬁlter targeted for low band of the UWB spectrum.
The ﬁlter occupies a chip area of 0.004 mm2, and consumes
a power of 1.1 mW from 1.2 V supply voltage. It achieves a
-3 dB bandwidth of 2 GHz with center frequency tuning range
between 4 GHz and 4.4 GHz. NF is approximately 14 dB
over 3–5 GHz bandwidth with minimal dispersion. The ﬁlter
is compact, suitable for standard digital technology, and can
be fully integrated without any external clock reference. This
ﬁlter is competitive to other start-of-the-art tunable band-pass
ﬁlters, and could substitute passive SAW ﬁlters for broadband
wireless radio-communication.
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Abstract—This paper presents a impulse-radio ultra-wideband
(IR-UWB) receiver front-end covering the frequency band of
3–5 GHz intended for low power, low data-rate communication
over a relative short range for such applications like wireless
sensor networks (WSNs). The receiver front-end was designed
and veriﬁed in 90 nm CMOS provided by TSMC. It employs
direct-conversion (homodyne) architecture, and occupies a chip
area of 0.9 mm2. The receiver exhibits a peak gain of 45 dB at
4 GHz, and consumes a total power of 26.6 mW from a 1.2 V
supply voltage. Input return loss, S11 ≤ -12 dB, and noise ﬁgure
(NF) is between 8 dB and 9 dB through 3–5 GHz bandwidth.
I. INTRODUCTION
Ultra-Wideband (UWB) technology is one of the candidates
for short-range wireless communication due to its extremely
large bandwidth and low emission level allowed by the Federal
Communications Commission (FCC). There are two different
approaches to utilize the 3.1–10.6 GHz UWB band: multiband
orthogonal frequency-division multiplexing (MB-OFDM), and
IR-UWB. Impulse radio (IR) is a particular form of UWB sig-
naling in which baseband pulses of extremely short duration,
typically on the order of nanosecond or sub-nanosecond, are
transmitted. Therefore, the energy of the radio signal is spread
over a bandwidth of several gigahertz. The shape of the pulse
is very important as it speciﬁes the frequency spectrum of the
transmitted signal to ensure that the maximum emitted power
is within the FCC-allocated frequency mask. IR-UWB has
been increasingly popular for low power, low cost applications
make it a potential candidate for WSN applications requiring
low data rate, in the range of 0.1-10 Mb/s. Moreover, multi-
path interference like fading can be avoided, but a major
challenge is the strong power-limitations.
II. IR-UWB RECEIVER ARCHITECTURE
The IR-UWB receiver front-end is proposed in Fig. 1
targeted for low band of UWB spectrum from 3 GHz to
5 GHz. It consists of an antenna, a low noise ampliﬁer (LNA),
a band-pass ﬁlter (BPF), a downconversion quadrature mixer,
a low-pass ﬁlter (LPF), a differential to single-ended (D-to-
S) converter, and a single-bit quantizer. After being ampliﬁed
and ﬁltered by the LNA and BPF, respectively, the RF signal
is then downconverted to baseband by the downconversion
quadrature mixer. The second-order RC LPF loads the mixer
further rejecting strong out-of-band interference and suppress-
ing the high-frequency pulse signals that leak through the
mixer. The signal is then fed to the D-to-S converter which
performs differential to single-ended conversion and is ﬁnally
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Fig. 1. The proposed IR-UWB receiver front-end architecture.
quantized by the single-bit quantizer. This paper will discuss
in detail about the design of the LNA and the downconversion
quadrature mixer while the analysis and measurement results
of the stand-alone blocks like antenna, BPF, and quantizer
were published earlier.
A. LNA
Fig. 2 shows the schematic of the proposed LNA. It consists
of a CG input stage followed by two parallel CS stages that
perform noise cancellation. The goal is to adopt the advantages
of both CGLNA and noise cancellation technique. The CG
topology is chosen for input matching due to the following
reasons. First, the CG stage with low input impedance char-
acteristic and broadband behaviour provides NF that is almost
independent of the frequency of operation. Besides, the CG
stage also eliminates the Miller effect, hence, provides better
isolation from the output return signal. However, a single-stage
CG ampliﬁer may not have sufﬁcient gain, therefore, a cascade
of CG ampliﬁer and cascode CS ampliﬁer has been used to
increase the gain. The parasitic inductance of bond wire, Lbond,
and parasitic capacitances Cpad, CESD, of the bond pad and the
ESD protection, respectively, have been taken into account in
the design of the proposed LNA. Usually, 1 mm bond wire
provides 1 nH inductance. Absorbing parasitic capacitances is
relatively simple, and is less effected by process variations
in the case of the CG topology. The LNA is intended for
IR-UWB systems, thus, the input matching network needs
to have a ﬂat group delay across the passband to keep the
distortion of the pulse shape at minimum. The shunt branch
inductor, LS, facilitates the DC biasing by sinking the common
drain current of M1 to the circuit ground. The size of M3
is designed for the output bandwidth of the ﬁrst stage. The
LNA can be stabilized by maximizing their reverse isolation,
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Fig. 2. The proposed LNA.
thus, adding the cascode transistor M4 further improves input-
output reverse isolation and stability. It also increases the low
frequency gain and reduces the input capacitance of the second
stage by decreasing the Miller effect due to M3. C1, C2, Cin,
and Cout block the DC offset while Rb2 and Rb3 establish
proper biases. Two parallel RLC tanks resonate at different
frequency shaping the bandwidth of the LNA. Resonant RLC
loads are used instead of non-resonant loads as they offer
superior gain in the 3-to-5 GHz frequencies band at the same
power consumption and also have a second order band-pass
characteristic which rejects out-of-band interferers [1]. On-
chip inductors LD1, LD2, and LS have a value of 2, 1.9, and
3 nH, respectively.
For simplicity of the analysis, the body effects of the MOS
devices are ignored. Based on the small-signal model, the input
impedance of the LNA can be derived as
Zin =
rds1 + ZL
1 + gm1rds1
‖ sLbond + 1
s(Cpad + CESD)
(1)
‖ sLS + 1
sCin
‖ 1
sCgs1
Where rds1, gm1, and Cgs1 are the drain-source resistance,
transconductance, and gate-source capacitance, of M1, respec-
tively. ZL is the load impedance looking from the drain of
M1. The noise voltages at nodes X and Y are converted to
currents by M2 and M3, respectively. By properly designing
gm2 and gm3, the noise contributed by M1 can be cancelled
at the output. The condition for complete noise cancellation
is derived in [2]. By applying the noise-cancelling technique,
the noise factor is now dominated by RD1, M2, and M3. The
total noise factor F is approximated as
F =
RS
RD1
+
RS
RD1
γ
α
1
gm2RD1
+
γ
α
1
gm3RS
(2)
Where RS is the source impedance, α = gm/gd0, gd0 is the
channel conductance for VDS = 0, and γ is a noise parameter.
The LNA was designed in TSMC 90 nm CMOS. According
to post-layout simulation results, the proposed LNA occupies
an area of only 0.4 mm2. It obtains a peak gain of 17 dB, a
NF of 2.5–3.5 dB dB over the entire -3 dB bandwidth from
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Fig. 3. The proposed downconversion quadrature mixer.
3 GHz to 5 GHz, and an IIP3 of -8 dBm, while consuming
12.5 mW from a 1.2 V supply voltage.
B. Proposed Downconversion Quadrature Mixer
The RF signals ampliﬁed by the LNA are then down-
converted to baseband by a mixer. Downconversion of any
asymmetrically-modulated signal to a zero IF lead to cancel-
lation unless the baseband signals are separated by their phases
thus a quadrature mixer is necessary. In addition, linearity
requirement has a large impact on the choice of mixer topolo-
gies. When linearity considerations are insigniﬁcant, Gilbert
Cell mixers can be employed instead of other topologies for
superior noise and gain characteristics. The quadrature mixer
is proposed in Fig. 3. It is a wideband modiﬁed Gilbert Cell
mixer. A single common-source transconductor (M1) injects
the RF signal in two single-balanced quadrature commutating
pairs. Compared to double-balanced Gilbert Cell based mixer
adopting two separate transconductors, this proposed mixer
allows a higher switching pair current gain [3]. Besides, the
parasitic capacitance loading the previous stage is minimized
for the same transconductance gain. The choice of a single-
balanced topology instead of its double-balanced alternative
is due to the following reasons. First, this avoids a single-
to-differential converter which increases power consumption.
Second, the single-balanced architecture introduces less noise
compared to double-balanced one [4]. Bond wire inductances
have been exploited for bandwidth enhancement.
The mixer is driven by quadrature clock signals, which
are generated by a quadrature voltage-controlled oscillator
(QVCO). The proposed QVCO, depicted in Fig. 4, is com-
posed of two identical complementary cross-coupled LC os-
cillators coupled through cascode transistors. The cascode
topology creates a phase delay which moves the QVCO opera-
tion away from the unstable boundary, thereby giving QVCO
adequate phase margin to ensure the VCO stays in a stable
mode, ultimately eliminating bimodal oscillation [5]. The com-
plementary cross-coupled LC oscillator has been exploited in
this design. Firstly, by reusing the current of NMOS transistor
for PMOS transistor, the total transconductance is gmn + gmp
compared to just gmn of a non-complementary VCO with the
same current. Where gmn and gmp are the transconductance of
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Fig. 4. The proposed QVCO.
NMOS transistor and PMOS transistor, respectively. Due to
the larger gm, the amplitude of oscillation is increased. This
results in less phase noise and faster switching for a cross-
coupled differential pair. Secondly, the complementary VCO
is able to have a symmetric LC tank by designing such that
gmn = gmp. Consequently, the ﬂicker noise upconversion is
reduced thus further decreasing the phase noise [6].
Post-layout simulation results show that the LO frequency
can be varied between 3.4 GHz and 4.6 GHz with low phase
noise. The amplitude imbalance remains within ± 0.3 dB
while and the quadrature phase error is less than ± 1◦ over
the entire bandwidth from 1 GHz to 6 GHz. The mixer has
good performance in terms of linearity with IIP3 of 0.5 dB at
4 GHz. It obtains the conversion gain of 8±1 dB, and noise
ﬁgure of 6-8 dB over the operating frequencies. The proposed
mixer consumes a power of 6.2 mW, and occupies an area of
0.23 mm2 including the QVCO.
C. Antenna
Two different types of UWB Vivaldi antenna were fabri-
cated on Rogers RO4350B substrate with a relative constant
of 3.48, thickness of 1.52 mm, and loss tangent of 0.0031.
These antennas are designed for the bandwidth from 1 GHz
to 5 GHz. However, they are still suitable for the proposed
receiver front-end. Unwanted signals received from the an-
tenna will be ﬁltered out by the following BPF. Measured
voltage standing wave ratios (VSWR) are well below 2 over
the entire of the desired bandwidth. Other characteristics of
both antennas were presented in [7].
D. Band-Pass Filter
The second block in the proposed IR-UWB receiver chain
is an inductorless tunable switched-capacitor band-pass ﬁlter
based on N-path periodically time-variant networks. It is de-
signed to attenuate out-of-band interferers. The ﬁlter prototype
is fabricated in 90 nm CMOS, and occupies a chip area of
0.004 mm2. It archives a -3 dB bandwidth of 2 GHz while the
center frequency can be tuned from 4 GHz to 4.4 GHz. Power
consumption is 1.1 mW from 1.2 V supply voltage, and the
performance was demonstrated in [8].
E. Quantizer
An essential building block of the IR-UWB receiver is a
single-bit quantizer or thresholder continuously comparing the
incoming signal to a threshold voltage, giving a binary or dig-
ital output of the sign of the comparison. After I/Q downcon-
version, the baseband signals are ampliﬁed and quantized with
a tunable threshold. The proposed quantizer was presented in
[9]. Measurement results show that the stand-alone quantizer
achieves a -3 dB bandwidth covering a spectrum from 10 MHz
to 2.7 GHz. The overall gain can be varied from 23 dB to
33 dB while the NF is between 7 dB and 10 dB. The quantizer
core occupies an area of 0.04 mm2, and consumes a power of
4.8 mW from 1.2 V supply voltage.
III. POST-LAYOUT SIMULATION RESULTS
In order to ensure proper operation, the proposed IR-UWB
receiver front-end has been realized in 90 nm CMOS provided
by TSMC, and the performance was veriﬁed by post-layout
simulation. The active chip area is 0.9 mm2 as shown in Fig. 5.
Fig. 6 plots the front-end conversion gain as a function of the
RF input frequency in the highest gain mode. The receiver
front-end obtains a peak gain of 45 dB over the bandwidth of
3–5 GHz. Fig. 7 demonstrates the performance of the receiver
front-end when ﬁfth derivative Gaussian pulses (Fig. 7a) are
applied at its input. The pulse ﬁlls a bandwidth from 3.1 GHz
to 5.4 GHz. The input signal is downconverted to baseband,
and then ﬁltered out by the mixer and LPF, respectively, as
illustrated in Fig. 7b. When the threshold current, Ith, is equal
or smaller than 50 μA, the threshold is set above the input
signal. As a result, the output of the receiver is always at
low level (Fig. 7c). Conversely, when Ith is equal or greater
than 55 μA corresponding to the threshold is below the input
signal, the output is always at high level (Fig. 7h). When the
threshold current is somewhere between these two values, the
input signal is quantized as can be seen from Fig. 7d to Fig. 7g.
The receiver front-end consumes a total power of 26.6 mW
from a 1.2 V supply voltage. It exhibits a NF of 8–9 dB while
the input return loss, S11 ≤ -12 dB over 3–5 GHz bandwidth.
Table I summarizes the performance of the proposed receiver
front-end, and compares it to other published designs operating
in a similar frequency range. For fair comparisons, the receiver
sensitivity is normalized to 1 Mb/s at 10−3 BER. Compared to
a other published designs, our proposed UWB receiver front-
end offers the advantage of smaller die areas, simpler designs
and no external components.
IV. CONCLUSION
In this paper, we have presented a 3–5 GHz IR-UWB
receiver front-end targeted for such applications requiring low
power, low data-rate communication over a relative short
distance like wireless sensor networks. The performance of
the proposed receiver front-end was veriﬁed by post-layout
Fig. 5. The layout of the proposed IR-UWB receiver front-end.
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Fig. 6. The conversion gain in the highest gain mode.
simulation, and is competitive to other state-of-the-art IR-
UWB receiver front-ends in CMOS.
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